Image Processing Implementation on the Field Programmable Gate Array

DOI

10.2991/aer.k.211106.079How to use a DOI?

Keywords

Image Processing; Histogram Equalization; FPGA; Altera Cyclone

Abstract

Image processing is an essential principle that is increasingly being applied in innumerable applications to optimize abundant design complexities to modified version by implementing the hardware platform to practice the algorithms. This is especially for the practice of a real-time system that performing frames of the image processing directly. Currently, the FPGA technology becomes a viable target for implementing suitable image processing applications. Real-time image processing can be implemented into the FPGA platform by using VHDL. FPGA can be the requirement of real-time imaging applications through maintaining data and computational. This paper focuses on software simulation and hardware implementation of image processing algorithms for the use in an FPGA based on the real-time processing. It aims to verify the real-time performance and functionality of the proposed image processing algorithm using the FPGA board from Altera named Cyclone IV EP4CE10E22C8. It is compatible to implement the process in a real-time system with the Histogram Equalization proposed method. This paper shows design exploration to the real-time environment in the practice of implementing image processing algorithm in the specified FPGA board, especially in customized image processing simulation of Histogram Equalization, application of proposed algorithm into image processing FPGA board, and exploration of practice in FPGA board of compilation and downloading.

Copyright

© 2021 The Authors. Published by Atlantis Press International B.V.

Open Access

This is an open access article under the CC BY-NC license.

Download article (PDF)

TY  - CONF
AU  - Dianthika Puteri Andini
AU  - Gunawan Sugiarta
AU  - Feni Isdaryani
AU  - Fadhel Muhammad Hafidh
PY  - 2021
DA  - 2021/11/23
TI  - Image Processing Implementation on the Field Programmable Gate Array
BT  - Proceedings of the 2nd International Seminar of Science and Applied Technology (ISSAT 2021)
PB  - Atlantis Press
SP  - 505
EP  - 512
SN  - 2352-5401
UR  - https://doi.org/10.2991/aer.k.211106.079
DO  - 10.2991/aer.k.211106.079
ID  - Andini2021
ER  -