Improvement of Output Impedance Modulation Effect of High Speed DAC

DOI

10.2991/aiea-16.2016.77How to use a DOI?

Keywords

DAC; SFDR; output impedance; nonlinearity distortion.

Abstract

High speed digital to analog converter (DAC) are always used in signal processing system to accomplish the signal reconstruction, where the spurious free dynamic range (SFDR) of the system is especially important. The SFDR determines the ability of DAC and the system to distinguish the carrier signal from other spurs. By increasing the output impedance of the high speed DAC will help to lower the nonlinearity, thus improve the SFDR. This paper describes the technique which will reduce the nonlinearity by increasing the output impedance of the DAC, which can achieve 14 bit resolution and 1.2GSPS, and SFDR 76dBc@FDAC=1.2GHz, FOUT=50MHz.

Copyright

© 2016, the Authors. Published by Atlantis Press.

Open Access

This is an open access article distributed under the CC BY-NC license (http://creativecommons.org/licenses/by-nc/4.0/).

Download article (PDF)

TY  - CONF
AU  - Dongmei Zhu
AU  - Xiaodan Zhou
AU  - Jun Liu
AU  - Luncai Liu
AU  - Dayong Pu
PY  - 2016/11
DA  - 2016/11
TI  - Improvement of Output Impedance Modulation Effect of High Speed DAC
BT  - Proceedings of the 2016 International Conference on Artificial Intelligence and Engineering Applications
PB  - Atlantis Press
SP  - 433
EP  - 439
SN  - 2352-538X
UR  - https://doi.org/10.2991/aiea-16.2016.77
DO  - 10.2991/aiea-16.2016.77
ID  - Zhu2016/11
ER  -