Design and Realization of ADC based on FPGA

DOI

10.2991/jiaet-18.2018.64How to use a DOI?

Keywords

Analog to digital controller; Central processing unit; Field programmable gate array

Abstract

In this paper, the signal collected by WM8731 that is a high resolution analog to digital controller (ADC) is set to establish custom NIOS II central processing unit (CPU) and peripheral controlling in the system on a programmable chip (SOPC) Builder, systems developing tool, of Altera Quartus II that is a developing software. The design and realization of ADC based on FPGA is designed, ran, compiled and simulated in Quartus II. The Design and Realization of ADC Based on field programmable gate array (FPGA) combines the advantages of embedded system and FPGA and provides a new design method of digital signal processing system of high performance. The improved method is proved to be effective.

Copyright

© 2018, the Authors. Published by Atlantis Press.

Open Access

This is an open access article distributed under the CC BY-NC license (http://creativecommons.org/licenses/by-nc/4.0/).

Download article (PDF)

TY  - CONF
AU  - Jing Wu
PY  - 2018/03
DA  - 2018/03
TI  - Design and Realization of ADC based on FPGA
BT  - Proceedings of the 2018 Joint International Advanced Engineering and Technology Research Conference (JIAET 2018)
PB  - Atlantis Press
SP  - 360
EP  - 363
SN  - 2352-5401
UR  - https://doi.org/10.2991/jiaet-18.2018.64
DO  - 10.2991/jiaet-18.2018.64
ID  - Wu2018/03
ER  -