

Assuming that, CPU0 locates in slot 1 and CPU resides in lot 2 in a VME case. TMB0 and TMB1 act as VME slave and they are inserted in slot 5 and 6 respectively. We can do the following settings:

Setting the TMB0 interrupt priority to TRQ3 and TMB1 to IR4; setting IRQ3 interrupt enable and IRQ4 disable in CPU0; setting IRQ3 disable and IRQ4 enable. VME interrupt priority enable and disable functions are `sysIntEnable ()` and `sysIntDisable ()`.

Then, interrupt triggered by TMB0 and TMB1 will respectively occurred in CPU0 and CPU1.

V. CONCLUSION

In this paper, we introduced the analysis and configuration methods of VME bus in VxWorks operating system. We mainly focus on the bus address space mapping principle and interrupt settings. The VME bus driver has been widely applied in practical project at present.

ACKNOWLEDGE

This project is supported by Shanghai Microelectronics Equipment Co., Ltd.

REFERENCES

- [1]. Wind River Systems Inc, VxWorks Programmer's Guide. Wind River Systems,2001
- [2]. Wind River System Inc, VxWorks BSP Reference: VG5
- [3]. GE Fanuc Automation, VME_UNIVERSE: VME bus Driver and Tools for Linux. 2004
- [4]. A. Aloisio, P. Branchini, F. Cevenini, "Timing analysis of asynchronous block transfer cycles on VME and VME 64x physical layers", IEEE Trans. on Nucl. Sci., vol. 51, n. 3, pp. 401-406, Jun. 2004
- [5]. B. G. Penaflor, J. R. Ferron, M. L. Walker, D. A. Piglowski, and R. D.Johnson, "Real-time control of DIII-D plasma discharges using a Linuxalpha computing cluster," Fus. Eng. Des. Vol. 56-57, pp. 739-742,2001
- [6]. K. G. Ricks, D. J. Jackson, and W. A. Stapleton, "An evaluation of the VME architecture for use in embedded systems education," in Proc.Workshop on Embedded Systems Education (WESE 2005) Held in Conjunction with the EMSOFT 2005 Embedded Systems Software Conference, Jersey City, NJ, Sep. 22, 2005, pp 59-65.
- [7]. K. Hwang, Advanced Computer Architecture: Parallelism, Scalability, Programmability. New York: McGraw-Hill, 1993.
- [8]. W. D. Peterson, "VME Technology Frequently Asked Questions," [Online]. Available: <http://www.vita.com/vmefaq.html>.
- [11]A. Aloisio, P. Branchini, F. Cevenini, V. Izzo, S. Loffredo, R. Lomoro, "Signal integrity and timing issues of VME64x double edge cycles", IEEE Trans. on Nucl. Sci., vol. 53, n. 2, pp. 520-525, Apr. 2006.