









- Proceedings of International Test Conference 1996: Test and Design Validity, Altoona, PA, USA, 1996:39-47.
- [2] Bhuvaneshwari M C, Sivanandam N. New crossover operators for GA-based synchronous sequential circuit testing. *Indian Journal of Engineering and Materials Sciences*. 2003, 10(1):21-26P
- [3] Li Zhi, based on the ant algorithm for sequential circuits testing generation of Electronic Science and Technology University, Doctoral Dissertation 2002:58-72
- [4] Rho J K, Somenzi F, Pixley C. Minimum length synchronizing sequences of finite state machines. Proceedings of DAC'93:30th ACM/IEEE-CS Design Automation Conference, Dallas, TX, USA. 1993:463-468P.
- [5] Keim M, Becker B, Stenner B. On the resetability of synchronous sequential circuits. Proceedings of 14th IEEE VLSI Test Symposium, Princeton, NJ, USA, 1996:240-245P.
- [6] Wahbeh J A, Saab D G. On the initialization of sequential circuits, Proceedings of International Test Conference, Washington, DC, USA, 1994:233-239P.
- [7] Li Zhi, Xu Chuanpei, Chen Guangyu. Synchronous sequential circuits based on ant algorithm initialization research, *Journal of electronic measurement and instrument* 2002,16(4):33-37.
- [8] Corno F, Prinetto P, Rebaudengo M, et al. A new approach for initialization sequences computation for synchronous sequential circuits[C] Proc IEEE Int Conf on Computer Design, Austin TX USA, 1997:381-386P.
- [9] Gizdarski E, Fujiwara H. SPIRIT: a highly robust combinational test generation algorithm. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*. 2002,21(12):1446-1459P.
- [10] Hamzaoglu I, Patel J H. New techniques for deterministic test pattern generation. *Journal of Electronic Testing: Theory and Applications*. 1999,15:63-73P.
- [11] Saab D G, Saab Y G, Abraham J A. CRIS: A test cultivation program for sequential VLSI circuits. 1992 IEEE/ACM International Conference on Computer-Aided Design, Santa Clara, AC,USA,1992:216-219P.
- [12] , 2002:58-72 页.
- [13] Rho J K, Somenzi F, Pixley C. Minimum length synchronizing sequences of finite state machines. Proceedings of DAC'93:30th ACM/IEEE-CS Design Automation Conference, Dallas, TX, USA. 1993:463-468P.
- [14] Keim M, Becker B, Stenner B. On the resetability of synchronous sequential circuits. Proceedings of 14th IEEE VLSI Test Symposium, Princeton, NJ, USA, 1996:240-245P.
- [15] Wahbeh J A, Saab D G. On the initialization of sequential circuits, Proceedings of International Test Conference, Washington, DC, USA, 1994:233-239P.
- [16] Li Zhi, Xu Chuanpei, Chen Guangyu. Synchronous sequential circuits based on ant algorithm initialization research, *Journal of electronic measurement and instrument*,2002,16(4):33-37 页.
- [17] Corno F, Prinetto P, Rebaudengo M, et al. A new approach for initialization sequences computation for synchronous sequential circuits[C] Proc IEEE Int Conf on Computer Design, Austin TX USA, 1997:381-386P.
- [18] Gizdarski E, Fujiwara H. SPIRIT: a highly robust combinational test generation algorithm. *IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems*. 2002,21(12):1446-1459P.
- [19] Hamzaoglu I, Patel J H. New techniques for deterministic test pattern generation. *Journal of Electronic Testing: Theory and Applications*. 1999,15:63-73P.
- [20] Saab D G, Saab Y G, Abraham J A. CRIS: A test cultivation program for sequential VLSI circuits. 1992 IEEE/ACM International Conference on Computer-Aided Design, Santa Clara, AC,USA,1992:216-219P.