

# Improved Electrical Performance for Multilayer MoS<sub>2</sub> Transistors by Using a Fully Encapsulated Al<sub>2</sub>O<sub>3</sub> Dielectric Layer

Zixuan Huang<sup>1, a</sup>

<sup>1</sup>School of information Engineering, Wuhan University of Technology, Wuhan 430070, China.

<sup>a</sup>email:13908669856@163.com.

**Keywords:** multilayer MoS<sub>2</sub>, fully encapsulated Al<sub>2</sub>O<sub>3</sub>, transistor, field effect mobility

**Abstract.** A fully encapsulated Al<sub>2</sub>O<sub>3</sub> dielectric is developed to improve device performance in multilayer MoS<sub>2</sub> transistors. Compared with bottom gated MoS<sub>2</sub> field effect transistors, top gated transistor with top Al<sub>2</sub>O<sub>3</sub> dielectric layer and bottom Al<sub>2</sub>O<sub>3</sub> passivation layer shows great electrical property improvement with an on-off current ratio of  $2 \times 10^5$ , a threshold voltage of 0.5 V, a subthreshold swing of 120 mV/dec and a high field effect mobility of  $79 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ , which are ascribed to optimized device structure as top gate/Al<sub>2</sub>O<sub>3</sub>/MoS<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub>/Si. Low threshold voltage and high field effect mobility are propitious to low power consumption solid-state electronics.

## Introduction

Molybdenum disulfide (MoS<sub>2</sub>) is one of the most promising 2D materials for electronic switching, due to its relatively high intrinsic electron mobility and thickness dependent band gap ranging from 1.2 to 1.8 eV[1]. MoS<sub>2</sub> based field-effect transistors (FETs) have received tremendous attention because they provides a way to miniaturize the device into an atomic scale to reduce the dimension and the power consumption[2]. Radisavljevic et al. fabricated single layer MoS<sub>2</sub> FETs, which exhibited high current on-off ratio with  $10^8$  and low subthreshold gate voltage swing with 70 mV/dec[3]. Xie et al. prepared monolayer MoS<sub>2</sub> transistors, when channel length is above 9 nm, devices are free of short channel effects with current on-off ratio above  $4.5 \times 10^7$ , and field effect mobility larger than  $30 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ [4]. However, the complicated process of fabricating single layer MoS<sub>2</sub> may significantly limit its compatibility with commercial fabrication. Multilayer MoS<sub>2</sub> (ML MoS<sub>2</sub>) FETs show higher mobility and larger drive current than those of single layer MoS<sub>2</sub> FETs, owing to the reduced interaction distance between various interfacial scattering sources and the carriers within the channel, and multiple conducting channels created by field effect[5]. Thus, ML MoS<sub>2</sub> can be more attractive for FET application than single layer MoS<sub>2</sub>. With the successful application of high- $\kappa$  gate dielectrics in silicon CMOS processing, which are also considered extensively for MoS<sub>2</sub> transistors, owing to the reduction of the gate leakage and the enhancement of the gate capacitance density. Further more, high- $\kappa$  gate dielectrics can also improve device performance by introducing higher carrier density and dielectric screening effects resulting from thin insulators[6]. Hitherto, ML MoS<sub>2</sub> transistors with high- $\kappa$  gate dielectrics are illustrated by many researchers, and these device parameters which can be found for top or bottom gated transistors in literatures are summarized and listed in Table I.

High- $\kappa$  dielectric caped on multilayer MoS<sub>2</sub> surface for bottom gate (BG) FETs[8] and ML MoS<sub>2</sub> channel with backside high- $\kappa$  dielectric for top gate (TG) FETs [18] can increase field effect mobility and improve subthreshold swing. Al<sub>2</sub>O<sub>3</sub> grown by atomic layer deposition (ALD) has been widely utilized in MoS<sub>2</sub> FETs, as can be seen from Table I. In this paper, we proposed a novel dielectric construction, fully encapsulated Al<sub>2</sub>O<sub>3</sub> was applied to prepare high performance ML MoS<sub>2</sub> FETs. By using 9 nm fully encapsulated Al<sub>2</sub>O<sub>3</sub> as gate insulator and channel back surface passivation layer, a low threshold voltage of 0.5 V and a small forward/backward threshold voltage shift of 0.3 V have been achieved for TG ML MoS<sub>2</sub> FET, with an on-off ratio of  $2 \times 10^5$ , a subthreshold swing of 120 mV/dec, and a high mobility of  $79 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ . By combining ML MoS<sub>2</sub> and fully encapsulated Al<sub>2</sub>O<sub>3</sub>,

the dimension of the transistors can be further decreased with low power and high performance to realized the route of portable electronics.

Table 1. Device parameters summarized from literature.

Ref.	$t_{\text{MoS}_2}/$ [nm]	dielectrics/ $t_{\text{ox}}$ [nm]	Construction	$L_{\text{gate}}/$ [ $\mu\text{m}$ ]	Mobility/ [ $\text{cm}^2\text{V}^{-1}\text{s}^{-1}$ ]	On-off ratio	$V_{\text{th}}/$ [V]	ss/ [mV/dec]
7	3	$\text{Al}_2\text{O}_3/72$	$\text{MoS}_2/\text{Al}_2\text{O}_3/\text{Si BG}$	2	25	$10^3$		...
8	9.8	$\text{Al}_2\text{O}_3/45$	$\text{MoS}_2/\text{Al}_2\text{O}_3/\text{Si BG}$	4.6	20.5	$10^7$		233
8	9.8	$\text{Al}_2\text{O}_3/45$	$\text{HfO}_2/\text{MoS}_2/\text{Al}_2\text{O}_3/\text{Si BG}$	4.6	25.2	$10^5$		549
9	30	$\text{Al}_2\text{O}_3/50$	$\text{MoS}_2/\text{Al}_2\text{O}_3/\text{Si BG}$	20	100	...		69
10	60	$\text{Al}_2\text{O}_3/50$	$\text{MoS}_2/\text{Al}_2\text{O}_3/\text{Si BG}$	35	70	$10^6$		...
11	5-7	$\text{HfO}_2/30$	$\text{MoS}_2/\text{HfO}_2/\text{Si BG}$	1	65	$10^6$		100-110
12	32.5	$\text{HfTiO}/39.6$	$\text{MoS}_2/\text{HfTiO}/\text{Si BG}$	3	31.1	$5 \times 10^3$		100
13	1.4	$\text{ZrO}_2/10$	$\text{MoS}_2/\text{ZrO}_2/\text{Si BG}$	15	64.66	$10^8$		100
14	2L*	$\text{ZrO}_2/5.8$	$\text{MoS}_2/\text{ZrO}_2/\text{BG}/\text{SiO}_2/\text{Si}$	$10^{-3}$	...	$10^6$		65
15	3L*	$\text{HfO}_2/\text{Al}/\text{HfO}_2(10/10)$	$\text{MoS}_2/\text{HfO}_2/\text{Ni}/\text{Al}/\text{HfO}_2/\text{Si BG}$	3	...	$10^5$		57
16	4L*	$\text{Al}_2\text{O}_3/24$	$\text{TG}/\text{Al}_2\text{O}_3/\text{MoS}_2/\text{sapphire}$	2	5.9	$10^4$		...
17	5	$\text{HfO}_2/8$	$\text{TG}/\text{HfO}_2/\text{MoS}_2/\text{SiO}_2/\text{Si}$	5.5	20	$10^5$		350
18	4-5	$\text{HfO}_2/4$	$\text{TG}/\text{HfO}_2/\text{MoS}_2/\text{SiO}_2/\text{Si}$	...	11	...		154
18	4-5	$\text{HfO}_2/4$	$\text{TG}/\text{HfO}_2/\text{MoS}_2/\text{Al}_2\text{O}_3/\text{Si}$	...	33	$10^6$		69
19	15	$\text{Al}_2\text{O}_3/10$	$\text{TG}/\text{Al}_2\text{O}_3/\text{MoS}_2/\text{SiO}_2/\text{Si}$	9	517	$10^8$		140
20	3-5L*	$\text{HfO}_2(28)/\text{Y}_2\text{O}_3(3-7)$	$\text{TG}/\text{HfO}_2/\text{Y}_2\text{O}_3/\text{MoS}_2/\text{SiO}_2/\text{Si}$	3	47.7	$10^8$		110
21	7	$\text{Ta}_2\text{O}_5/31$	$\text{TG}/\text{Ta}_2\text{O}_5/\text{MoS}_2/\text{SiO}_2/\text{Si}$	3	61.5	$10^5$		61

\*L-layer number

## Experimental Details

Before device fabrication, 300 nm  $\text{SiO}_2$  was thermally grown on highly doped *p*-type Si wafers (resistivity  $\sim 0.01 \Omega \cdot \text{cm}$ ) as substrates. An amorphous layer of  $\text{Al}_2\text{O}_3$  was firstly deposited on  $\text{SiO}_2/\text{Si}$  substrate by an ALD process using trimethylaluminum(TMA) and  $\text{O}_2$  as a precursor and a reactant, respectively. The deposition temperature was maintained at  $180^\circ\text{C}$  and the gas injection schedule for one cycle of deposition was 0.02/15/0.02/10 seconds for the TMA/ $\text{N}_2/\text{O}_2/\text{N}_2$  gases. The deposition was finished after 100 whole cycles, and the resulted thickness was 9 nm as measured by atomic force microscope. ML  $\text{MoS}_2$  flakes were then mechanically exfoliated from bulk  $\text{MoS}_2$  crystals and transferred on the substrate. The typical  $\text{MoS}_2$  flakes thickness studied in this work was about 10–15 layers (7–10 nm). Source/drain regions ( $50 \mu\text{m} \times 100 \mu\text{m}$ ) were defined on top of  $\text{MoS}_2$  flakes using e-beam lithography (EBL, JEOL 6510 with Nanometer Pattern Generation System), Cr (15 nm) and Au (50 nm) were deposited by electron-beam evaporation at room temperature, followed by a metal liftoff. Subsequently, another layer of  $\text{Al}_2\text{O}_3$  film was deposited on device surface as mentioned above, thus the ML  $\text{MoS}_2$  was fully encapsulated with  $\text{Al}_2\text{O}_3$  dielectrics, and Si BG transistors were fabricated. TG  $\text{MoS}_2$  FETs have also been prepared to enable their practical electronic applications in integrated logic circuits, because bottom gate is a common gate, which can not individually control each transistors on wafer. The top gate electrode was defined using second EBL. Ni/Au (15 nm/50 nm) stack was deposited on top  $\text{Al}_2\text{O}_3$ , followed by a final metal liftoff. The device was then annealed at  $200^\circ\text{C}$  in a vacuum tube furnace for 2 hours to remove resist residue and to decrease contact resistance.




Fig.1 (a) Optical microscope image of the BG ML MoS<sub>2</sub> FET, (b)3D-Schematic diagram of a TG ML MoS<sub>2</sub> FET. (c) SEM image of the fabricated BG ML MoS<sub>2</sub> FET, Source/drain contacts are Cr(15nm)/Au(50nm), (d) SEM image of the fabricated TG ML MoS<sub>2</sub> FET, top gate contact is Ni (15nm)/Au(50nm).

The thickness of MoS<sub>2</sub> and Al<sub>2</sub>O<sub>3</sub> are measured using an AFM (SPM-9500J3, Shimadzu, Japan). Scanning electron microscope (SEM) is applied to define channel length and width. Electrical characterizations are carried out with current-voltage measurements (Keithley, Semiconductor Characterization System 4200-SCS). All measurements are taken in dark and electromagnetic shielding. The bottom gate was grounded in all top gate electrical parameter measurements.

## Results and Discussion

Fig. 1(a) illustrates an optical microscope image of the BG ML MoS<sub>2</sub> FET. Fig. (b) depicts a 3D-Schematic diagram of the TG ML MoS<sub>2</sub> FET. Fig. 1(c) and (d) are SEM images of the fabricated MoS<sub>2</sub> FET. Gate length as 3 μm is designed on photo mask, the device sizes of most transistors determined by both lithography and the flake shape are about 2 μm and 4-10 μm for the gate length and width, respectively.




Fig. 2. Operation characteristics of bottom gate ML MoS<sub>2</sub> FETs, with W/L = 6/2 μm. (a) Output characteristics. V<sub>DS</sub> was swept from 0 to +3 V at each V<sub>BGS</sub> varying from -10 to +40 V at 10 V step. (b) Transfer characteristics (@ V<sub>DS</sub> = +3 V) and gate leakage current (@ V<sub>DS</sub> = 0 V), V<sub>GS</sub> was swept from -40 to +40 V.

Fig. 2(a) shows the typical output characteristics of the BG ML MoS<sub>2</sub> FETs with fully encapsulated Al<sub>2</sub>O<sub>3</sub>, concretely, fully encapsulated Al<sub>2</sub>O<sub>3</sub> is applied as Al<sub>2</sub>O<sub>3</sub>/SiO<sub>2</sub> stack bottom gate insulators and

top Al<sub>2</sub>O<sub>3</sub> passivation layer. An unsaturation behavior of the drain-source current can be observed at high gate bias up to 40V for BG FETs, indicating weak control capability of the gate bias voltage to the MoS<sub>2</sub> channel, which can be ascribed to thicker dielectric layer, and intensely pinning of the Fermi level at the MoS<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> interface.

Transfer characteristics of the BG ML MoS<sub>2</sub> FET are depicted in Fig.2(b). The curves clearly display an n-type behavior with on-off ratio as  $\sim 10^4$  at drain-source voltage  $V_{DS}$  @+3 V. The gate-leakage current is lower by half than the off-state current, which indicates that the impact of gate leakage on the electrical characteristics of the BG FETs can be ignored. The threshold voltage ( $V_{th}$ ) extracted from the linear extrapolation method through the maximum slope point of the  $I_{DS}$ - $V_{BGS}$  curve, is about 19 V, which should be ascribed to the substantial fixed negative charge in the dielectric layer or/and the MoS<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> interface, probably resulting from the derivation of the impurity charger during the process of MoS<sub>2</sub> flakes transferring and adhering. Subthreshold swing ( $SS$ ) is higher than V/dec magnitude, which is owing to enormous density of trapping states at the interfaces. A large positive direction shift of  $V_{th}$  drawn from forward/backward transfer curves for the BG FET can be observed, which should be attributed to that the neutral defects capture electron from the channel and become charged, resulting in an increasement of net negative charge density, thus  $V_{th}$  become more positive[22]. Obviously, the  $V_{th}$  and  $SS$  for these BG ML MoS<sub>2</sub> FETs are not suitable for low power electronics. The field-effect electron mobility was extracted from the liner regime of the transfer curve using the equation  $\mu_{FE} = \left( \frac{\partial I_{DS}}{\partial V_{GS}} \right) \times \frac{L}{WC_{ox}V_{DS}}$ , where  $L$  is the channel length,  $W$  is the channel width,  $C_{ox}$  is the capacitance of the SiO<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub> stack gate dielectric between the channel and the bottom gate per unit area. The calculated  $\mu_{FE}$  of BG ML MoS<sub>2</sub> FET is 4.3 cm<sup>2</sup> V<sup>-1</sup> s<sup>-1</sup>, which is lower than those of bottom gate ML MoS<sub>2</sub> FETs reported in Ref.7-13 due to small gate capacitance density supplied by thick stack dielectric layers.




Fig. 3. Operation characteristics of top gate ML MoS<sub>2</sub> FETs, with  $W/L = 6/2$   $\mu\text{m}$ . (a) Output characteristics.  $V_{DS}$  was swept from 0 to + 2 V at each  $V_{TGS}$  varying from -1 to +3 at 1 V step. (b) Transfer characteristics (@  $V_{DS} = +2$  V) and gate leakage current (@  $V_{DS} = 0$  V),  $V_{GS}$  was swept from -3 to +3 V.

To further evaluate the properties of the fully encapsulated Al<sub>2</sub>O<sub>3</sub> for ML MoS<sub>2</sub> FETs, top gate transistors were fabricated and measured, because many top gate MoS<sub>2</sub> FETs exhibit superior performance than their bottom gate counterparts [6]. Slight current saturation at +2 V drain/source voltage can be seen from Fig.3(a), and 1.2  $\mu\text{A}$  drain current has been achieved, which is one order of magnitude higher than that of BG ML MoS<sub>2</sub> FET mentioned above, and this is important for digital circuit application. Large drain current is arised from high gate capacitance density of the thin dielectric, and increased field effect mobility resulting from improved quality of the channel/dielectric interface by ALD process of Al<sub>2</sub>O<sub>3</sub> grown on MoS<sub>2</sub>, instead of transferring MoS<sub>2</sub> on Al<sub>2</sub>O<sub>3</sub>.

A low  $V_{th}$  of  $\sim 0.5$  V can be obtained for TG FET from Fig.3(b), indicating superior control capacity of gate voltage to conduction channel. This threshold voltage is the smallest compared with those which can be found or extracted from literatures listed in Table I. Low  $V_{th}$  is essential for low power consumption electron devices, because the real applications as TFTs in OLED displays are operated in “on” state.

The transfer characteristics of the TG MoS<sub>2</sub> FET show small shift of  $V_{th}$  ( $\sim 0.3$  V), which is comparable to commercially available SiO<sub>2</sub> (300 nm) [11], indicating the creation of electron trapping states at the channel/gate-dielectric interface during the gate voltage scanning can be neglected. An unchanged SS (120 mV/dec) can be also extracted from the transfer characteristics, illustrating a low density of traps at the interface of MoS<sub>2</sub>/Al<sub>2</sub>O<sub>3</sub>. An on-off current ratio with  $2 \times 10^5$  can be achieved for TG MoS<sub>2</sub> FET, which is higher than that of BG MoS<sub>2</sub> FET mentioned above, and at the same level compared with those reported in Ref. 17, 21 for TG MoS<sub>2</sub> FETs. The calculated  $\mu_{FE}$  of TG ML MoS<sub>2</sub> FET is up to  $79 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$ , which is much lower than  $517 \text{ cm}^2 \text{ V}^{-1} \text{ s}^{-1}$  reported in Ref.19, but higher than vast majority data related with both bottom and top gate devices listed in Table I. The increased  $\mu_{FE}$  can be explicated as follow. Firstly, carrier scattering is effectively suppressed by superior interface properties between the MoS<sub>2</sub> channel and the top Al<sub>2</sub>O<sub>3</sub> dielectric. Secondly, the top high- $\kappa$  dielectric changes the dielectric environment and effectively screens Coulomb scattering[2], and the charge traps have been screened by higher carrier density resulting from large gate capacitance coupled [6]. Lastly, backside Al<sub>2</sub>O<sub>3</sub> layer improves the mobility by passivation effects[18]. These mechanisms enhance the device performance, indicating that a full encapsulated Al<sub>2</sub>O<sub>3</sub> high- $\kappa$  dielectric layer is a promising alternative to practical application for top gate multilayer MoS<sub>2</sub> FETs.




Fig.4 The  $I_{DS}$ – $V_{TGS}$  characteristics of TG ML MoS<sub>2</sub> FET measured using the  $V_{TGS}$  bi-directional sweep and different sweep rates. The inset shows the normalized  $V_{TH}$  shift versus the measurement frequency.

The threshold stability of a transistor is a key requirement for use in a wide range of application, and the hysteresis is known to be strongly dependent on the sweep rate and the sweep direction [22]. Fig. 4 illustrates the hysteresis of the TG ML MoS<sub>2</sub> FET by measuring the transfer characteristics under bi-directional sweep with various sweep rates of 0.1V/s, 1V/s and 10 V/s, respectively. The change of the  $V_{TH}$  versus the measurement frequency is presented as inset in Fig. 4, where the  $V_{TH}$  is normalized by the oxide field factor [23]. The TG ML MoS<sub>2</sub> FET exhibits nearly two order of magnitude improvement of the normalized  $V_{TH}$  shift compared to that of the exfoliated bare MoS<sub>2</sub> transistor [23], and the comparable  $V_{TH}$  shift to the Al<sub>2</sub>O<sub>3</sub>-encapsulated CVD-grown device reported by Illarionov et al. [23]. Small  $V_{TH}$  shift indicates the creation of electron trapping states at the channel/gate-dielectric interface during the gate voltage sweeping can be neglected.

## Conclusion

In summary, multilayer MoS<sub>2</sub> field effect transistors with fully encapsulated Al<sub>2</sub>O<sub>3</sub> high- $\kappa$  dielectric layers as both bottom gate and top gate have been prepared. Enhanced electrical

performance can be demonstrated by top gate devices even though without back gate bias, which show desirable electrical characteristics such as a high on-off current ratio, a small shift of threshold voltage, a low subthreshold swing, and a high field effect mobility, compared with bottom gate transistors. The improved device performance for top gate transistors can be attributed to the novel fully encapsulated  $\text{Al}_2\text{O}_3$  architecture. With further optimization of the fully encapsulated  $\text{Al}_2\text{O}_3$  dielectric, the top gate/ $\text{Al}_2\text{O}_3$ / $\text{MoS}_2$ / $\text{Al}_2\text{O}_3$  integration strategy can be widely applied in low energy consumption electronics.

## References

- [1] K. F. Mak, C. Lee, J. Hone, J. Shan, and T. F. Heinz: *Phys. Rev. Lett.* vol. 105(2010), p. 136805
- [2] B. Radisavljevic, A. Kis: *Nature Mater.* vol. 12, no. 9(2013), pp.815-820
- [3] B. Radisavljevic, A. Radenovic, J. Brivio, V. Giacometti, and A. Kis: *Nature Nanotechnol.* vol. 6(2011), pp. 147–150
- [4] L. Xie, M. Liao, S. Wang, H. Yu, L. Du, J. Tang, J. Zhao, J. Zhang, P. Chen, X. Lu, G. Wang, G. Xie, R. Yang, D. Shi, and G. Zhang: *Adv. Mater.* vol. 29, no. 37(2017), p. 1702522
- [5] J. Zheng, X. Yan, Z. Lu, H. Qiu, G. Xu, X. Zhou, P. Wang, X. Pan, K. Liu, and L. Jiao: *Adv. Mater.* vol. 29, no. 13(2017), p. 1604540
- [6] Z. Yu, Z.-Y. Ong, S. Li, J.-B. Xu, G. Zhang, Zhang Y.-W, Y. Shi, and X. Wang: *Adv. Funct. Mater.* vol. 27, no. 19(2017), p. 1604093
- [7] J. Kang, W. Liu, and K. Banerjee: *Appl. Phys. Lett.* vol. 104, no. 9(2014), p.093106
- [8] T. Li, B. Wan, G. Du, B. Zhang, and Z. Zeng: *AIP Advances.* vol. 5, no. 5(2015), p. 057102
- [9] S. Kim, A. Konar, W. -S. Hwang, J. H. Lee, J. Lee, J. Yang, C. Jung, H. Kim, J. B. Yoo, J. Y. Choi, Y. W. Jin, S. Y. Lee, D. Jena, W. Choi, and K. Kim: *Nature Commun.* vol. 3(2012), p. 1011
- [10] W. Choi, M. Y. Cho, A. Konar, J. H. Lee, G. B. Cha, S. C. Hong, S. Kim, J. Kim, D. Jena, J. Joo, and S. Kim: *Adv. Mater.* vol. 24, no. 43(2012), pp. 5832-5836
- [11] L. G. Kolla, S. Bhattacharjee, M. Sangneneni, B. Navakanta: *IEEE Electron Dev. Lett.* vol. 37, no. 6(2016), pp. 797-799
- [12] M. Wen, J. P. Xu, L. Liu, P.-T. Lai, and W.-M. Tang: *IEEE Trans. on Electron Dev.* vol. 64, no. 3(2017), pp. 1020-1025
- [13] X. Liu, Y. Chai, and Z. Liu: *Nanotechnology.* vol. 28, no. 16(2017), p.164004
- [14] S. B. Desai, S. R. Madhupathy, A. B. Sachid, J. P. Llinas, Q. Wang, G. H. Ahn, Gr. Pitner, M. J. Kim, J. Bokor, C. Hu, H.-S. Philip Wong, and A. Javey: *Science.* vol. 354, no. 6308(2016), pp. 99-102
- [15] A. Nourbakhsh, A. Zubair, S. Joglekar, M. Dresselhaus, and T. Palacios: *Nanoscale.* vol. 9, no. 18(2017), pp.6122-6127
- [16] M. L. Shi., L. Chen, T. B. Zhang, J. Xu, H. Zhu, Q. Q. Sun, and D. W. Zhang: *Small.* vol. 13, no. 35(2017), p.1603157
- [17] P. Zhao, A. Azcatl, P. Bolshakov, J. Moon, C. L. Hinkle, P. K. Hurley, R. M. Wallace, and C. D. Young: *J. Vac. Sci. Technol. B.* vol. 35, no. 1(2017), p. 01a118
- [18] P. Bolshakov, P. Zhao, A. Azcatl, P. K. Hurley, R. M. Wallace, and C. D. Young: *Appl. Phys. Lett.* vol. 111, no. 3(2017), p. 032110
- [19] H. Liu, P. D. Ye: *IEEE Electron Dev. Lett.* vol. 33, no. 4(2012), pp. 546-548

- [20] X. Zou, J. Wang, C.-H. Chiu, Y. Wu, X. Xiao, C. Jiang, W.-W. Wu, L. Mai, T. Chen, J. Li, J. C. Ho, and L. Liao: *Adv. Mater.* vol. 26, no. 36(2014), pp. 6255-6261
- [21] B. Chamlagain, Q. Cui, S. Paudel, M. M.-C. Cheng, P.-Y. Chen, and Z. Zhou: *2D Materials.* vol. 4, no. 3(2017), p. 031002
- [22] Y.Y. Illarionov, T. Knobloch, M. Wlatl, G. Rzepa, A. Pospischil, D. K. Polyushkin, M. M. Furchi, T. Mueller, and T. Grasser: *2D Materials.* vol. 4, no. 2(2017), p. 025108
- [23] Y. Y. Illarionov, K. K. H. Smithe, M. Wlatl, T. Knobloch, E. Pop, and T. Grasser: *IEEE Electron Dev. Lett.* vol. 38, no. 12(2017), pp. 1763-1766