A New Neutral Point Voltage Control Strategy for NPC Three Level Inverters

Shuxi Liu*, Shan Li and Xiaoduo Yang

School of Electrical &Electronic Information Engineering, Chongqing University of Technology, Chongqing, China
No.69, Hong-guang Road, District of Ba-nan, Chongqing
*Corresponding author

Abstract—Multi-level inverter is now becoming an efficient and promising technology in sorts of applications, especially in high level voltage inverters. However, the unbalanced voltages between two DC-link capacitors while operating the Neutral Point Clamped (NPC) three-level inverters is an inherent problem, which in a way can excessively affect the quality of the output voltage. In this paper, a new strategy for NPC three-level inverter in DC-link balancing control is proposed. The proposed strategy is implemented by both adjusting the acting time of P-type small vectors and N-type small vectors in the duration times of the nearest three vectors space vector modulation and changing the switching sequences of redundant small vectors of every switching period. These two modes are selected based on the difference value of the neutral point voltage. Hence it not only has the ability to limit the large neutral point voltage drift, but also reduced the switching loss. The proposed method is simple to achieve so that complex calculation and additional hardware circuits will not be needed. The results of simulation have shown that the strategy for balancing neutral point voltage is practical and effective.

Keywords— NPC inverter; neutral point balancing; hysteresis loop; switching sequence selection

I. INTRODUCTION

Multi-level inverter is now becoming an efficient and promising technology in sorts of applications, such as photovoltaic and wind power grid converters, electrical high level motor systems and electric car[1][2]. Among all categories of multi-level inverters, the neutral point clamped (NPC) three-level inverter, which was firstly proposed by A. Nabae in 1980, has the most popular and substantial applications. Fig. 1 shows the circuit topology of the NPC three-level inverters [3].

Compared with the conventional two-level inverters, it has the advantage of generating high-voltage while the withstand voltage of power switch devices is just half of the output voltage. Furthermore, three-level inverters have lower total harmonic distortion (THD) and reduces the dv/dt stresses on individual devices, thereby decreasing the electromagnetic interference (EMI) of the system.

As it shown in Fig. 1, the NPC three-level inverter generates different level of voltages due to the two DC-link capacitors. This issue is caused by the unbalanced charging and discharging of the two DC-link capacitors during switching cycles.

II. DESCRIPTION OF SVPWM FOR NPC THREE-LEVEL INVERTER

The phase leg of NPC three-level inverter can generate three kinds of voltage states (P, O or N) based on the switching states of four power devices on each leg. The switching combinations for P, O and N states is given in Table I. The three phase reference voltage $V_r$ is calculated according to (1) and switching function (2) is introduced to replace the $V_a$, $V_b$ and $V_c$. Hence, the modulation function $V_r'$ for SVPWM is calculated in (3).

\[ V_r = V_a + e^{\frac{2\pi}{3}} V_b + e^{\frac{4\pi}{3}} V_c \]  

\[ V_r' = V_a + e^{\frac{2\pi}{3}} V_b + e^{\frac{4\pi}{3}} V_c \]
Usually, synthesizing the reference voltage is based on the SVPWM diagram for NPC three-level inverter shown in Fig. II and the nearest three vectors (N3V) are used for synthesizing. According to the voltage-second balance principle, the switching time of each N3V vector is calculated in equations (4), where $V_1$, $V_2$ and $V_3$ are the three nearest vectors corresponding to reference voltage $V_r$, and $T_1$, $T_2$ and $T_3$ are the acting time of vectors $V_1$, $V_2$ and $V_3$ of every switching cycle $T_s$, respectively.

$$
T_1 V_1 + T_2 V_2 + T_3 V_3 = T_s V_r
$$

$$
T_1 + T_2 + T_3 = T_s
$$

The medium vectors cannot be controlled due to the fact that the NP voltage is determined by the direction of the connected phase. In small vectors, P-type small vectors discharge the upper capacitor $C_1$ while the N-type small vectors discharge the lower capacitor $C_2$, and hence the NP voltage can be controlled by the small vectors.

In summary, the unbalancing of the NP voltage can be controlled by indirectly applying the acting time of small vectors and suited switching sequence.

III. PROPOSED NP VOLTAGE BALANCING CONTROL STRATEGY

The conventional SVPWM NP point voltage balancing control strategy is applied by adjusting the acting time of both P-type small vectors and N-type small vectors in every switching cycle. The acting time is controlled by detecting the difference between the two DC-link capacitors and the current in neutral point. This hysteresis loop strategy is easily controlled and effective. However, the control effect is determined by the power factor and causes huge switching loss at the duration time.

The proposed strategy in this paper is based on the conventional hysteresis loop SVPWM NP point voltage balancing control strategy. As it shown in Fig.3, Add switching sequence selection strategy into hysteresis loop control strategy to get better control effect.
Changing the two control strategy by detecting the difference value of the two DC-link capacitors at the real time. As it shown in Fig.4, a is the changing point of the two strategy.

While $\Delta V_{DC} \in [-a, a]$, the switching sequence mode is selected to control the NP voltage, thereby limiting the fluctuation as long as reducing the switching loss. Furthermore, if $\Delta V_{DC} \in [a, b]$ or $\Delta V_{DC} \in [-b, -a]$, the hysteresis loop NP control mode is applied to bring the NP voltage back to balanced state.

IV. RESULTS AND CONCLUSION

The simulation of the proposed neutral point voltage strategy and SVPWM algorithm has been carried at switching frequency 10 kHz. The voltage supply is 200V and divided by two DC-link capacitor. Three phase R-L load is implemented in the simulation with 10Ω resistance and 5e-2L inductance.

Fig.5 shows that when an unbalancing state occurs between two DC-link capacitors, while $\Delta V_{DC} > 2V$, the hysteresis loop NP voltage control mode is selected to bring the drift voltage back to 0, after $\Delta V_{DC} \in [-2, 2] V$, the switching sequence mode is applied to keep the NP voltage into small scale of fluctuation. Fig.6 and Fig.7 show the line voltage and neutral point current, respectively.

Results show that the proposed switching sequence selection along with hysteresis loop neutral point voltage control strategy has high controllability and strong balancing ability even if with large imbalance. Furthermore, the switching loss is reduced compared with conventional strategy.

REFERENCES


