The Modified digital channelization method
Yang Chun Hua
CSIC
The 723 Institute
Jiangsu YangZhou, China
yangchgirl@sina.com

KeyWord: digital channel、digital down conversion、decimation and filtering operation、FPGA

Abstract: The digital channel receiver must have the ability of processing large number of data, A improved digital channel arithmetic is proposed, This algorithm put digital down conversion before decimation and filtering operation. Moreover the algorithm is realized by using FPGA parallel process. The key design of filter is offered. The result of simulation validate that the algorithm is effective.

1 Introduction
Modern electronic warfare requires access to information faster and more accurate, which requires real-time information on the system detected. However Processing the analog signal requiring amount of equipment, which is difficult to achieve. Digital channelized receiver through the digital processing methods, the use of high-speed processing chip to solve the problem of real-time processing of radar signals and interference signals and improve the whole computing speed. In this paper, We put forward the improved digital channel signal processing algorithms. Which reduces the processing speed based on the original, and solve the problem of real-time processing of the channelized receiver.

2 The principle of the Digital Channel
The basic principle of the digital channels are evolved from the polyphase filter structure. Based on the digital channel from the polyphase filter structure shown in Figure 1. All operations carried out after the extraction, can greatly reduce the signal processing to achieve the difficulty. For complex signals, the entire band for Figure 1 division is divided into the D channel. For the structure shown in Figure 1, Figure 3 shows the equivalent form of the polyphase filter, the frequency shift factor \( \omega_k = \frac{2\pi k}{D} \) where \( h_p(m) = m(mD + p) \), is the low-pass prototype filter in Figure 2.1 the p-th polyphase branch filter coefficient. \( h_p\left(\frac{m}{2}\right) \) by \( h_p(m) \) twice the zero value interpolation.
$$y_k = [s(n)e^{-jm_k n}]h(n)]_{n = mD'}$$

$$= \sum_{i=0}^{\infty} S(mD' - i) e^{-j\omega h[i]} 1$$

Make \(i = rD + p, p = 0, 1, \cdots, D - 1, \) and \(D' = \frac{2}{D} \) generation (1)

Define:

$$y_k(m) = \sum_{p=0}^{D-1} \sum_{r=-\infty}^{\infty} S(mD' - 2rd' - p)e^{-j\omega k(mD' - 2rd' - p)h(2rd' + p)}$$

$$= \sum_{p=0}^{D-1} [S_p(m)e^{-j\omega k mD'}] * h_p(m_2) e^{j\omega k p}$$

To get \(\omega_k = \frac{2\pi}{D} k \) into the formula 2

$$y_k(m) = \sum_{p=0}^{D-1} [S_p(m)e^{-j\omega k mD'}] * h_p$$

$$= \sum_{p=0}^{D-1} [Sp(m)e^{-j\omega k mD'}]$$

$$= \sum_{p=0}^{D-1} Sp(m) * h_p(m_2) e^{j\omega k D}$$
Formula of a structure as shown in Fig. 3.

\[ IDFT(S_p(m) \ast h_p(m/2))(-1)^{mk} \]

**Fig.3** Channel of the algorithm implementation

A simple understanding of this method is: first, according to the number of channels required for a certain division of the frequency band, for the real signal sampling rate of the FS system, the maximum effective bandwidth of \(fs/2\). If the effective bandwidth of \(fs/2\) is divided into \(N\) channels, the bandwidth of each channel is \(fs/N/2\). Center frequency is \(n*fs/N/2\), which \(n=0...N-1\). In the process to obtain the \(M\) channel information, the center frequency of the channel from \(m*fs/N/2\) moved to 0 frequency. Namely the A/D sampling data obtained by multiple factors that, then the required data channel by using a low pass filter to filter, and a certain amount of data extraction. Way to bring the different is different channels differ in frequency shifting multiplied in multiple factors. And the complex number is exactly the factor of \(2N\) point FFT operation. If you want to split the 64 channel, you need to be 128 times the low pass filter extraction, and 128 point FFT.

For a signal channel, assumes that the data receiving unit receiving bits 8bit, rate 1000MHz data stream from the output of A/D, then send it into the extraction rate for 128 polyphase filter to process. Filter design according to between the number of channels and adjacent isolation needs to design, generally low pass filter, with MATLAB software to determine the filter coefficients and filter coefficient divided into group of 128, as shown in Figure 4.

The input data \(x(n)\) 128 times speed reducing shunt, income of 128 low-speed data streams, respectively, into the 128 filter group. 128 filter bank output of 128 points FFT exchange, the resulting outputs \(Y(0)\) to \(Y(63)\) corresponds to the value is the result of the 64 channel output channel.

### 3 Improvements of the channelized approach

#### 3.1 The channelized algorithm design.

And similar to the principle of the previous section, we used in the concrete realization of an improved way: first 1GHz data stream of the A/D acquisition proceeds. IF 750MHz real signal of the digital down-conversion processing, move to the 750MHz IF frequency 0 and 2 times decimation filter processing to obtain 500MHz baseband I and Q complex signal data stream, and then the signal64 times deceleration shunt treatment, from the 64-way low-speed data stream into 64 polyphase filter group; The output of the 64 filter banks is carried out 64 points of the FFT operation, the resulting output \(Y(0)\) to \(Y(63)\) is 64 channel output. Which increases the down-conversion processing chain, but it reduces the back-end processing speed requirements and FFT operation points. Figure 5/6 shows the block diagram of the quadrature down-conversion and 64 channels.
### 3.2 Times extracted anti-aliasing filter design

In the filter design, the MATLAB FDATOOL tools to the design parameters are as follows: filter type: LOWPASS; Fs = 1000 MHz; Fpass = 200 MHz; Fstop = 250 MHz; band ripple: 0.3 dB; band rejection: 60 dB. As shown in Figure 7, the design proceeds of the filter order of 48 bands.

### 3.3 Polyphase filter design

Using MATLAB FDATOOL tools to design, select the following parameters: filter type: LOWPASS; Fs = 500 MHz; Fpass = 3.9 MHz; Fstop = 7.7 MHz; band ripple: 0.5 dB; band rejection: 50 dB. As shown in Figure 8, the design proceeds of the filter order of 256 levels. The filter coefficients h(0:255) into 64 groups, means of distribution as: Part i of the filter coefficients k-th coefficient is: hi(k)=h(64*k+i).

### 3.4 IP 64 points FFT arithmetic design

There are many 64-point FFT implementation in an FPGA, you can build, according to the algorithm can also be provided by the FPGA development software IPCORE. In order to reduce design content, choose the latter to achieve. FPGA development software free IP CORE general single-input, water treatment single IPCORE can handle the data rate of the processing clock of the module, a decision for the VIRTEX6 series of devices to handle the clock is generally up to about 300 MHz. If the data rate requirements 1 GHz, 4 IPCORE parallel processing can be used to achieve. The concrete realization of the structure shown in Fig. 7.
3.5 The channelized results of simulation

Input signal frequency: 760MHz and 800MHz signal (analog signal) Spectrum showing the output of each channel, the vertical axis represents the spectrum amplitude (dB).

![Fig.7 Display 5-8 channel spectrum](image1)

![Fig.8 Display 5-8 channel spectrum](image2)

750 Mhz IF, 64-channel processing system should be located on the second channel in the 760MHz, 800MHz should be located in the channel. It can be seen from Figure 8, 9, simulation results are consistent with the theoretical analysis, the transition zone in the process of division of the channel filter, the signal attenuation between the adjacent channel is not, the interval between the channel signal rejection is 50dB, and design consistent with in hibition of in-band filter 50dB. In the back-end of the channel selection process can be simple to judge between the adjacent channel signal strength to determine the attribution of the signal channel.

4 conclusion

This paper analyzes the basic principle of the channel, the channel of a flexible approach,
given the design of key modules of the algorithm. Simulation results validate the effectiveness of the algorithm. This article only gives the realization of a common digital channel, but further research is needed for signal detection of the same channel and broadband cross-channel signal detection.

References