Hardware Design of Online Monitoring Systems for Partial Discharge of High-voltage Cables (Part Two)

Li Ting\textsuperscript{1,a}, Zhang Xilin\textsuperscript{2,b}, Zhang Pengyu\textsuperscript{1,c}, Wang Zhenhao\textsuperscript{3,d}, Qi Zhekun\textsuperscript{4,e}

1. Jilin Institute of Electrical Engineering, Jilin Changchun 130021, China
2. State Grid Jilin Electric Power Company Limited Changchun Power Supply Company, Jilin Changchun 130021, China
3. Northeast Dianli University, Jilin Jilin 132012, China
4. Zhejiang University College of Electrical Engineering, Zhejiang Hangzhou 310058, China

\textsuperscript{a}403538136@qq.com, \textsuperscript{b}985222805@qq.com, \textsuperscript{c}89705999@qq.com, \textsuperscript{d}616341668@qq.com

Keywords: Hardware Design, Online Monitoring Systems, Partial Discharge of High-voltage Cables

Abstract: From the aspects of signal conditioning module and data acquisition module, this paper discusses the hardware schematic design of online monitoring and positioning systems for partial discharge of cross-linked polyethylene cables. The correctness and effectiveness of the method disclosed in the paper are proved by field operation of the online monitoring and positioning system for partial discharge of cross-linked polyethylene cables.

Introduction

Hardware of the online monitoring and positioning system for partial discharge of cross-linked polyethylene cables includes a power management module, control & processing module, signal conditioning module and data acquisition module, etc.\cite{1-3} This paper focuses on the design of signal conditioning module and data acquisition module, while the power management module and control & processing module are to be discussed in a separate paper on the same theme.

Hardware Schematic Design

Signal Conditioning Module

To ensure simultaneous sampling of partial discharge signals and power frequency information of the three phase lines of the cable, four independent analog acquisition channels are designed for the partial discharge signal collector.

Different cable tunnels, test time and test sites have different noise levels\cite{4,5}. Therefore, the analog sampling channel is based on two AD8250 programmable amplifiers. Each amplifying channel is composed of four amplification stages, and AD8250 programmable amplifier’s adjustable gain range is 1, 2, 5, and 10 (IO control via FPGA). The programmable amplifier’s gain table is shown as Table 1.

According to the specific field condition, the amplification factor can be set via software so as to obtain partial discharge signals with the highest-possible sampling precision.
The low-pass filtering module is a three-order Butterworth filter. Of all types of passive filters, Butterworth filter has the smoothest pass band \(^6\). The conditioning circuit is shown in Figure 1.

As ADC is a bipolar chip, the signal must go through single-ended to differential conversion before entering ADC, which is illustrated in Figure 2 below.

**Table 1 Programmable amplifier gain table**

<table>
<thead>
<tr>
<th>Adjustable gain</th>
<th>First-stage amplification</th>
<th>Second-stage amplification</th>
<th>Third-stage amplification</th>
<th>Differential drive amplification</th>
<th>Total gain</th>
<th>Upper-limit frequency</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>10</td>
<td>1</td>
<td>1</td>
<td>10</td>
<td>100</td>
<td>17MHz</td>
</tr>
<tr>
<td>2</td>
<td>10</td>
<td>1</td>
<td>2</td>
<td>10</td>
<td>200</td>
<td>15MHz</td>
</tr>
<tr>
<td>3</td>
<td>10</td>
<td>2</td>
<td>2</td>
<td>10</td>
<td>400</td>
<td>15MHz</td>
</tr>
<tr>
<td>4</td>
<td>10</td>
<td>2</td>
<td>5</td>
<td>10</td>
<td>1000</td>
<td>10MHz</td>
</tr>
<tr>
<td>5</td>
<td>10</td>
<td>5</td>
<td>5</td>
<td>10</td>
<td>2500</td>
<td>10MHz</td>
</tr>
<tr>
<td>6</td>
<td>10</td>
<td>5</td>
<td>10</td>
<td>10</td>
<td>5000</td>
<td>7MHz</td>
</tr>
<tr>
<td>7</td>
<td>10</td>
<td>10</td>
<td>10</td>
<td>10</td>
<td>10000</td>
<td>7MHz</td>
</tr>
</tbody>
</table>

**Figure 1 Conditioning circuit**

**Figure 2 Single-ended to differential conversion circuit**

**Data Acquisition Module**

DAU is responsible for field signal acquisition, processing, and transmission. The acquisition system mainly includes an analog acquisition unit, a master control unit and a logic control unit. Its structure is illustrated in Figure 3 below.
AD9218 is a dual-core 10-bit single-chip analog to digital converter (ADC) for sampling, with an embedded sample-and-hold circuit. It is featured by low cost, low power consumption, small size, easy-to-use and other characteristics [7,8]. Working at a conversion rate of 105 MSPS, it shows excellent dynamic performance throughout the entire operating range. Each of the channels can work independently.

Merely one 3.0V (2.7V -3.6V) single power supply and one clock will be enough for the ADC to work at full capacity. For most application scenarios, there is no need for an external reference voltage source or drive device. The digital output is TTL/CMOS compatible, and a separate output power supply pin supports the 3.3V or 2.5V logic interface. Clock input is TTL/CMOS compatible, and 10-bit digital output can be powered by a 3V (2.5V-3.6V) power source. User-selectable options offer a combination of power-down modes, digital data formats, and digital data timing schemes. In power-down mode, digital outputs are driven to a high-impedance state. The high-speed AD sampling circuit is shown in Figure 4. Figure 5 is a photo of a real partial discharge signal collector.

![Figure 3 Acquisition system](image)

![Figure 4 High-speed AD sampling circuit](image)

![Figure 5 A photo of a real partial discharge signal collector](image)
Conclusions

Since put into operation, the online monitoring system for partial discharge of high-voltage cables has performed satisfactorily, proving that the said hardware design method is correct and effective.

References


