FPGA implementation of Reed-Solomon Codes Based on Visible Light Wireless Communication System

Lipeng Qiu\textsuperscript{1, a}, Xiaopeng Chen\textsuperscript{1, b}, Lin Zhou\textsuperscript{1,2, c} and Yucheng He\textsuperscript{1,2, d}

\textsuperscript{1} The Xiamen Key Laboratory of Mobile Multimedia Communications, National Huaqiao University, Xiamen, China
\textsuperscript{2} The State Key Laboratory of Integrated Services Networks, Xidian University, Xi’an, China
\textsuperscript{a}347885526@qq.com, \textsuperscript{b}xiaopeng2122@sina.com, \textsuperscript{c}linzhou@hqu.edu.cn, \textsuperscript{d}yucheng.he@hqu.edu.cn

Keywords: Reed-Solomon codes; VLC; RiBM algorithm; FPGA.

Abstract. The research of visible light communications (VLC) has became a focus of wireless communications in recent years. In this paper, the channel coding technique for VLC systems were studied. According to the characteristics of VLC channel, RS codes were designed to correct the burst and random errors. The pipeline architecture was designed in the proposed system, and the RS decoder was divided into 4 modules, the syndrome calculation module, the key equation calculation module, the Chein Search module and the Forney algorithm module. In the Chein search module, the RiBM algorithm was used for reduction of complexity. All FPGA implementations of the 4 modules were provided in detail, and simulation results were shown on the Quartus II 9.0 platform. The simulation results show that, no more than 8 random and burst errors can be completely correct by one single proposed RS (204,188) codeword.

Introduction

Visible light communication can transmit wireless information by using fast light pulse, such as coded ’1’ when the LED is on, otherwise coded ‘0’. VLC technology can be instead of conventional wireless communications in some places with forbidden of the electromagnetic interferences, such as airport, hospital etc. In a practical communication system, channel coding technology can provide a guaranteed coding gain, which can save the transmission power and increase the distance of communications.

Recently, in VLC channel analysis, system designing, modulation and signal detection have attracted much attention. As known, the burst errors occurred frequently in VLC system because of many indoor factors, like occlusion, fading and noise. In this paper, first we chose a RS code from Digital Vedio Broadcasting (DVB) standard for our VLC scheme in order to improve the quality of communications. Then the implementations of the RS encoder and decoder were proposed in detail, and some simulation results were presented to prove the effectiveness. At last, the experiments showed that the RS-based VLC system worked well on the FPGA Cyclone IV EP4CE15F17C8N.

Visible Light Communication System

![Visible Light Communication System Diagram](Fig. 1 VLC system process diagram)

The diagram of VLC system is shown in Fig. 1. The optical transmitter consists of source, scrambling, channel encoder, interleaver and electronic-to-optical transducer. The information bits should be
processed before they transmitted. For example, the scrambling module eliminates continuous ‘0’ or ‘1’ in source information, the channel encoder module reduces BER during transmission, the interleaver module avoids the burst errors occurred. The electronic-to-optical transducer transfers electronic signal into optical signal. Correspondingly, the optical receiver is made up of optical-to-electronic transducer, de-interleaver, channel decoder, de-scrambling and destination. Receiver restores the processed information in correctly.

**Brief Introduction of RS Codes**

**RS Encode.** Reed-Solomon (RS) code is a class of linear block codes, see [1]. So RS codes can be explained as non-binary BCH codes. The values of code coefficient are taken from GF(2^m), refer to [2]. Let α be the primitive element of GF(2^m). For a t-error correcting RS codes, the roots of generator polynomial g(x) are α, α^2, …, α^2t, and

\[
g(x) = (x-α)(x-α^2)⋯(x-α^{2t}) = g_0 + g_1 · x + ⋯ + g_{2t-1} · x^{2t-1} + x^{2t}.\]

(1)

Where g_0, g_1, …, g_{2t-1} are the coefficient of generator polynomial. If un-coded information polynomial is

\[
m(x) = m_0 + m_1 · x + ⋯ + m_{k-1} · x^{k-1}.\]

(2)

Check polynomial

\[
r(x) = r_0 + r_1 · x + ⋯ + r_{n-k-1} · x^{n-k-1}.\]

(3)

Where k is the number of information bits, n is code length. Thus we can get code polynomial

\[
c(x) = x^{2t}m(x)mod g(x).\]

(4)

The design of RS codes encoder is shown in Fig. 2.

![Fig. 2 RS codes encoder schematic diagram](image)

**RS Decode.** When decoder receive the signal R(x) from channel, it need to detect and correct errors in R(x). The processing of decode as follows: First, receiving R(x) and get syndrome S_i by equation (5). Secondly, according to S_i, using BM algorithm given in[3] to get error position polynomial Λ(x) and error value polynomial Ω(x). Thirdly, using Chein Search, given in [4], to detect the positions of errors. Forth, calculating errors‘ value by Forney equation in [5]. Finally, synthesizing errors‘ position and value. Then we can get the corrected result c’(x). If c’(x)=c(x), decode succeed, or fail. The schematic design of decoder is shown in Fig. 3.

![Fig. 3 RS codes decoder schematic diagram](image)
Main Module Design and Simulation

At the decoder side, the syndrome calculation (SC) module can be implement by GF($2^8$) multiplier with constant coefficients and shifting register, as indicated in [6]. Calculation formulas is

$$S_i = R(\alpha) = \sum_{j} r_j \cdot \alpha^{ij}, \quad i = 0, 1, 2, \ldots, 2t-1, \quad j = 0, 1, \ldots, n-1.$$  \hspace{1cm} (5)

The structure of SC module is shown in Fig. 4.

![Fig. 4 SC module schematic diagram](image)

The key equation calculation (KEC) module is the key of RS codes decoder, it determines the performance of the decoder. Moreover, this module is the most complicate and time-consuming section. Thus we choose BM algorithm. Because it has shorter iterative path. Usually, we need use RiBM algorithm to eliminate the inverse operation in the algorithm, explained in [7]. This algorithm has regular structure and low hardware complexity.

The Chein search (CS) method was proposed in 1964. It is a practical method to search the root of error position polynomial. The structure of Chein search method is shown in Fig. 5.

![Fig. 5 CS module schematic diagram](image)

![Fig. 6 KEC module simulation result](image)

![Fig. 7 Chein Search and Forney algorithm simulation result](image)
The results is shown in Fig. 7. Pin Err_Indicator shows four position of errors and pin ErrorVal displays the corresponding values of four positions. The decoder output (Dout) is equal to input (Din) as we can see from Fig. 7. It shows that the RS codes decoder can apply in VLC system.

Summary

In this paper, a channel coding scheme for Visible light communications was proposed. We designed and implemented the encoder and decoder of RS (204,188) to anti the burst errors. The decoder was designed with pipeline structure and multipliers over GF($2^8$), which could occupy less hardware resources on FPGA and yield a significant throughput improvement. In future work, if the LDPC codes were applied as the inner codes of the serially concatenated scheme to deal with random errors and the RS codes were applied as the outer codes to anti the burst channel loss, the VLC system performance would be improved better.

Acknowledgements

This work was supported in part by the grants from the National Natural Science Foundation of China (61302095, 61401165), the Natural Science Foundation of Fujian Province of China (2014J05076, 2014J01243, 2015J01262) and the Science Foundation of National Huaqiao University (12BS219, 13Y0384, 13BS101).

References