An Ultra-low-power Integrated RF Front-end Based on Chip Transformer for UWB system

Yi Li, Chunhua Wang, Kui Fu

College of Information Science and Engineering, Hunan University, Changsha 410082, P.R.China

Email:wch1227164@hnu.edu.cn

Keywords: ultra-low-power, UWB, CMOS, transformer

Abstract. In this paper, an ultra-low-power integrated RF front-end for UWB system is proposed. It contains a single-ended low noise amplifier (LNA) and a double balanced mixer. The resistive shunt feedback topology is employed to achieve a good input impedance matching in the whole UWB band. The stacked common-source (CS) LNA is adopting current-reuse and forward body bias techniques to reduce working current and voltage considerably. A transformer network is employed between LNA and double balanced mixer, which not just helps to convert the single-ended signal to differential signal, but also makes a great contribution to save the power consumption of the front-end circuit. Fabricated in the TSMC 0.18-μm RF CMOS technology, the S11 of the front-end is below -10dB in 3.1~10.6GHz. It achieves a conversion gain of 18.3~20.5dB, the double sideband (DSB) NF of 4.3~6.1dB. The IIP3 are -3.8dBm at 4.5GH. It consumes 2.4mA from a 0.8V supply voltage and occupies an active area of only 0.86*0.52 mm².

Introduction

Ultra-wideband (UWB) technology has attracted great interest in both academia and industry in recent years for short range and high speed wireless communication systems. Recent developments have resulted in the development of CMOS radio frequency integrated circuits (RFICs) for UWB receivers. The receivers’ gain and noise characteristics are closely related to the system sensitivity and dynamic range. However, it usually requires considerable power to boost the transistor performance. Therefore, many UWB receivers were developed at the expense of power consumption [1-3]. LNA and mixer are critical blocks in a UWB receiver. LNA usually determines the system NF and gain. This paper will propose an integrated ultra-low-power front-end circuit for UWB receivers.

There have been several reported implementations of low power RFICs in the last few years [4-11]. Although these circuits’ power consumption aren’t low enough for satisfying the target of ultra-low-power RFICs, the techniques adopted by these researches to lower power still have significance for ultra-low-power RFICs. For ultra-low-power design of single module circuit, the most efficient technological method of reducing power consumption is to reduce supply voltage or current. Therefore, many effective techniques are adopted to achieve the aim. For example, folded cascade structure has been used in reference [8] to reduce the supply voltage, but it induced more branch current. Reference [9] introduced the subthreshold technique, which make the transistor work in a weak inversion region and reduce the supply voltage down to 0.6V. However, the subthreshold technique induced gain and NF performances degradation [10]. Recently, current-reuse topology and forward body bias technique are used to lower power consumption for RFICs [4, 10-11]. However, few researchers concentrate on the design of ultra-low-power LNA for multi-standard receivers, especially for UWB systems.

In this work, the front-end circuit adopts a resistive shunt feedback topology and a parallel LC load to achieve wideband input impedance matching in 3.1~10.6GHz [12]. Furthermore, the LNA reduces its power consumption by incorporating the current-reuse with forward body bias
techniques. To realize the monolithic integration between single-balanced LNA and double-balanced mixer, the on-chip transformer is introduced. It not only helps to convert the single-ended signal to differential signal, but also makes a great contribution to save the power consumption of the front-end circuit. Finally, the proposed circuit achieves a good performance over the whole UWB band range from 3.1 to 10.6GHz while the power consumption is extremely low.

Circuit Implementation

The proposed integrated ultra-low-power RF front-end for 3.1~10.6GHz UWB system is shown in Fig. 1, the input stage was designed by employing a resistive shunt feedback topology together with a parallel LC load to match to a 50Ω antenna. For flexibility of the design, a source degeneration inductor Ls is placed in series with the source. The stacked structure of amplifying circuit is adopted to save more branch current. Moreover, current-reuse configuration is applied to the 2-stage cascade common source LNA. The signal amplified by M1 is coupled to the gate of M2 by CG2 while the source of M2 is bypassed by Cb. Besides, forward body bias technique is applied to reduce the supply voltage of LNA. By adding a positive voltage Vbk1 and a current limiting resistor Rbk1 to body terminal of M1, forward body bias architecture of M1 is formed. The forward body bias voltage of M2 is directly obtained from the drain of M2, which helps to simplify the structure of bias circuit. With M1 and M2 sharing the same bias current and working at a low supply voltage, the power consumption of LNA is minimized. Moreover, the inductive load LD1 and LD2 of 1st and the 2nd amplifier stage help to achieve a high power gain, and the supply voltage won’t be influenced since the voltage drop across them is negligible. A peaking inductor LG2 is added to the gate of M2 to double the 3dB bandwidth of the output stage, so the high frequency poles of the LNA can be pushed outside of the 3.1~10.6GHz band of interest.
To implement further low power design, an on-chip transformer is employed between LNA and mixer to convert the single-ended signal to differential signal, while it also provides current gain for the front-end circuit. The equivalent circuit based on transformer model is shown in Fig. 3. Where \( C_{P1}, C_{P2}, C_{P3}, R_{S1}, R_{S2} \) are the parasitic parameters caused by on-chip transformer. \( R_{LNA}, C_{LNA} \) is the output impedance parameter of the LNA. \( R_{Mixer}, C_{Mixer} \) is the input impedance parameter of the mixer. Resonator \( L_1-C_1 \) is connected to the output of LNA, resonators \( L_2-C_2 \) and \( L_3-C_3 \) are connected to the mixer input using a center-tapped coil.

The current signal is transferred from \( L_1-C_1 \) to \( L_2-C_2 \) and \( L_3-C_3 \) through the magnetic coupling in the transformer. In this process, it contributes for saving power consumption as follows: First, it converts single-ended signal to differential signal without any power consumption, because the transformer consists of passive component. Usually, the traditional single to differential circuit consists of active transistors, which consume power. Second, the transformer directly injects current signal to the switching stage of mixer, which helps mixer save the power consumption of transconductance stage. Finally, the mixer become a single layer transistor structure while the transconductance stage is omitted, which make it work under a lower supply voltage and save more power. Therefore, the on-chip transformer make a momentous contribution for saving the power consumption.

**Input Matching**

The complete small signal equivalent circuit of the LNA part is shown in Fig. 2. Due to the forward body bias technique is applied to the NMOS transistors, the back-gate transconductance (\( g_{mb} \)) of them shouldn’t be ignored and it can be analyzed as followed:

\[
g_{mb} = (\eta - 1) g_n
\]

\[
\eta = 1 + \frac{2 |\phi|}{V_{bs}} - V_{bs}
\]

In the type \( g_m \) is the transconductance of the NMOS transistor. \( V_{bs} \) of the transistor increases, then \( \eta \) and \( g_{mb} \) increases, which has an influence on the following analysis. Considering the effect of the back-gate transconductance (\( g_{mb} \)) caused by forward body bias technique, the input impedance is as Eq. (3):

\[
Z_n = \frac{S(L_{g1} + L_s) + \frac{1}{C_{g1}} + \frac{(g_{m1} + g_{mb1})L_s}{C_{g1}}}{Z_F} // \frac{1}{Z_F}
\]

In the type \( g_{m1} \) and \( g_{mb1} \) are the transconductance and back-gate transconductance of \( M_1 \), \( Z_F \) is the impedance looking into the shunt resistive feedback, and can be given as:

\[
Z_F = \frac{R_F + (S L_s / 1/S_C)}{1 + \frac{S C_{g1}(L_{g1} + L_s) + S(g_{m1} + g_{mb1})L_s + 1}{\frac{S L_s / 1/S_C}}}
\]

The input matching bandwidth decreases with the increasing of \( R_F \), but the value of \( R_F \) has an effect on the NF. There is a tradeoff between input matching bandwihd and NF when \( R_F = 400\Omega \), and other parameters used as follows: \( L_{G1} = 1.43nH, L_s = 0.1nH, C_F = 3.5pF, C_{G2} = 0.58pF, L_{G2} = 1.1nH, L_{D1} = 2.44nH, C_b = 3.3pF \).
Noise Analysis

The noise figure of the first stage is critical to the whole circuit. The noise factor of the first stage is as follows:

\[ F \approx 1 + \frac{R_g + R_{G1} + R_{S1} + R_{L1}}{R_g} + \frac{\delta d \omega^2 C_{g}^2 R_g}{5(g_{m1} + g_{s1})} + \frac{R_f ((L_{G1} + L_f)C_{g1})^2}{R_g [(g_{m1} + g_{s1})R_f - I]^2} \left[ S_1 + S_2 \left( \frac{\alpha_{b_1}}{Q_{RF}} \right) + \alpha_{b_1} \right] \]

\[ + \frac{\gamma (g_{m1} + g_{s1})(R_f + R_g) \cdot ((L_{G1} + L_f)C_{g1})}{\alpha R_g [(g_{m1} + g_{s1})R_f - I]^2} \left[ S_1 + S_2 \left( \frac{\alpha_{b_2}}{Q_{D}} \right) + \alpha_{b_2} \right] \]

(5)

In the type(5), \( R_{G1}, R_{S1} \) represent the thermal noise induced by gate and source resistors of M1. \( R_{L1}, R_{S1} \) are the thermal noise caused by \( L_{G1} \) and \( L_S \) while working at high frequencies. From Eq. (5), since \( NF=10\log_{10}F \) has been put in the form of a second order function of \( S \), its frequency response is controlled by Q factors \( Q_{RF} \) and \( Q_D \). However, from Eq. (8) and Eq. (9), \( Q_{RF} \) and \( Q_D \) is mainly impacted by the value of \( L_S \) and \( R_F \), so we can decrease the NF by choosing suitable value of \( L_S \) and \( R_F \).

Gain Analysis

The conversion gain of the front-end circuit is provided by the first stage, second stage of LNA and the transformer network. The body effects and parasitic capacitances are not considered. The voltage gain of the first stage of LNA can be expressed as Eq. (10):

\[ A_1 = \frac{V_{in}}{V_o} = \left( \frac{R_f}{g_{m2}} \right) \left( \frac{1}{S C_L} \right) \left( G_{m1} - \frac{1}{R_f} \right) \]

(10)

\[ g_{m1} = \frac{S^2 C_{g1} (L_{G1} + L_f) + S(g_{m1} + g_{s1})L_f + 1}{C_{g1}} \]

(11)

The voltage gain of the second stage of LNA is given by:

\[ A_2 = \frac{V_{in}}{V_o} = \left( g_{m2} + g_{s2} \right) \left( \frac{1}{R_f + S L_{D2}} \right) \left( \frac{1}{S^2 L_{D2} C_{g2} + \left( \frac{C_{g2}}{L_{D2}} \right) C_{g1}} \right) \approx \left( g_{m2} + g_{s2} \right) \left( R_f + S L_{D2} \right) \]

(12)

In the type \( g_{m2} \) and \( g_{mb2} \) are the transconductance and back-gate transconductance of M2. The gain increases with the increasing of \( R_D \), but too large \( R_D \) worsens output matching. Therefore, \( L_{D1} \) and \( L_{D2} \) are adopted to improve the gain at high frequencies. However, we can increase \( g_{m1} \) and \( g_{m2} \) to compensate the degradation of gain, but it will cause larger power consumption, so the tradeoff between gain and power should be considered. In this paper \( g_{m1}=24ms, g_{m2}=27ms \).

The on-chip transformer provides a current gain by impedance transformation. The close form of the transformer network current gain can be derived as
\[
\begin{align*}
\frac{i_{in}}{i_o} &= \frac{-j2kQ\omega_o}{\omega_o \left[ 1 + jQ \left( \frac{1}{\omega_o} - \frac{1}{\omega_p} \right) \right] + (kQ)^2} \cdot \frac{1}{2 \sqrt{R_i}} \\
\text{where} \quad Q &= R_C C Q = R_C C Q, \\
\omega_o &= \frac{1}{\sqrt{L_C C(1-k^2)}} = \frac{1}{\sqrt{L_C C(1-k^2)}} \\
\text{In the type k is the coupling coefficient, which is determined by the mutual inductance between the two coils of the on-chip transformer. In this design, an ideal transformer model has been employed to supply a current gain, and the coupling coefficient k=0.5.}
\end{align*}
\]

**Simulation Results**

The RF receiver front-end is implemented in TSMC 0.18-µm CMOS technology. The receivers’ supply voltage falls to 0.8V when the forward body bias voltages are chosen at Vbk1=0.44V. Operating in 3.1GHz~10.6GHz, the input reflection coefficient S11 are respective less than -10dB which is shown in Fig. 4. The double sideband NF are 4.3–6.1dB as shown in Fig. 5. In Fig. 6, the conversion gain are 18.3–20.5dB. As shown in Fig. 7, the IIP3 of the front-end is -3.8dBm at 4.5GHz. The layout of the front-end is shown in Fig. 8, occupying 0.86*0.52mm² active area. The power consumption is only 1.9mW, which is far below the same applied RFICs. Tab. 1 summarizes the performance of the proposed front-end and compares the recently reported UWB front-end. Our proposed front-end achieves an acceptable NF and linearity performances under ultra-low-power consumption.

<table>
<thead>
<tr>
<th>Reference</th>
<th>[1][a]</th>
<th>[2][a]</th>
<th>[3][a]</th>
<th>[12][a]</th>
<th>This Work[a]</th>
</tr>
</thead>
<tbody>
<tr>
<td>BW (GHz)</td>
<td>3.1–10.6</td>
<td>3–8.5</td>
<td>3.1–10.6</td>
<td>3.1–10.6</td>
<td>3.1–10.6</td>
</tr>
<tr>
<td>NF (dB)</td>
<td>2.8–3.4</td>
<td>3.1–4.6</td>
<td>4.5–5</td>
<td>3.74–4.76</td>
<td>4.3–6.1</td>
</tr>
<tr>
<td>S11 (dB)</td>
<td>&lt;–9.7</td>
<td>&lt;–11.5</td>
<td>&lt;–10.5</td>
<td>&lt;–8.6</td>
<td>&lt;–10</td>
</tr>
<tr>
<td>Gain (dB)</td>
<td>11.0–11.5</td>
<td>16.0</td>
<td>14.5</td>
<td>13.63–12.89</td>
<td>18.3–23.5</td>
</tr>
<tr>
<td>IIP3 (dBm)</td>
<td>0.7</td>
<td>–5.4</td>
<td>–4.8</td>
<td>–4</td>
<td>–3.8</td>
</tr>
<tr>
<td>Supply (V)</td>
<td>1.5</td>
<td>1.5</td>
<td>1</td>
<td>1.5</td>
<td>0.8</td>
</tr>
<tr>
<td>Power (mW)</td>
<td>22.7</td>
<td>16</td>
<td>7</td>
<td>10.34</td>
<td>1.9</td>
</tr>
<tr>
<td>Technology</td>
<td>0.18µm</td>
<td>0.18µm</td>
<td>0.18µm</td>
<td>0.13µm</td>
<td>0.18µm</td>
</tr>
</tbody>
</table>

Tab. 1: Performance Summary of The Recently Reported UWB Front-end
Conclusion

This paper describes the design of an ultra-low-power RF front-end for UWB system. By employing transformer network and other power optimizing techniques, the total measured conversion gain of the receiver is 18.3~20.5dB and DSB NF is 4.3~6.1dB. The IIP3 are -3.8dBm at 4.5GHz. All of these results satisfy the requirements of the UWB receiver. Especially, the power consumption of the circuit is 1.9mW with a 0.8V supply voltage, which meets the demand for ultra-low-power applications.

References


About Authors
Yi Li  He is currently studying in Hunan University for Ph.D. degree. His research interests include mobile communication network plan & optimization, RF design with focus on multi-mode receiver.  E-mail: wch1227164@hnu.edu.cn