An Algorithm on Direct Tunneling Current Model Based on DIBL Effect

Wu Tiefeng, Zhao Zhichao*
College of Information & Electronic Technology
Jiamusi University
Jiamusi, China
e-mail: wu_tiefeng@163.com

Wang Quan
College of Information & Electronic Technology
Jiamusi University
Jiamusi, China
e-mail: wq.wangquan@163.com

Gu Lizhi
College of Mechanical Engineering & Automation
HuaQiao University
Xiamen, China
e-mail: gu Lizhi888@163.com

Li Jing
College of Information & Electronic Technology
Jiamusi University
Jiamusi, China
e-mail: lijing2483@163.com

Abstract—With the scaling of NMOS devices, gate tunneling current increases significantly under Drain Induced Barrier Lowering (DIBL), and static characteristics of devices and circuit are severely affected by the presence of gate tunneling currents. In this paper, a novel theory on direct tunneling current predicting model under DIBL is presented in ultra-thin gate oxide NMOS devices that tunneling current changes with gate-oxide thickness. To analyze quantitatively the behaviors of scaled MOS devices in the effects of gate tunneling current and predict the trends, the characteristics of NMOS devices are studied in detail using HSPICE simulator. The simulation results in BSIM4 model well agree with the model proposed. The theory and experiment data are contributed to the VLSI circuit design in the future.

Keywords- Scaled Device; Ultra-Thin Gate Oxide; DIBL; Direct Tunneling Current Model; Static Characteristics

I. INTRODUCTION

The size of MOS transistors has reached the point where gate tunneling currents become more important due to the reduced gate dielectric thickness [1]. Aggressive scaling of MOS devices requires use of ultra-thin gate oxides to maintain a reasonable short channel effect [2]. ITRS predicts gate-oxide thicknesses less than 1.4 nm for sub-100-nm CMOS which results in considerable direct tunneling current [3, 4]. For CMOS devices with thinner oxides, the gate-to-channel tunneling current becomes appreciable and dominates the total static state leakage of the transistor [5]. It is clear from the literatures that gate tunneling has been extensively modeled but some studies focused mainly on the theory of tunneling and the equations developed were not suitable for predicting behavior and trends by simulation due to their complexity [6, 7]. Also, assumptions such as ignoring tunneling in the PMOSFET and tunneling in the gate overlap regions were made [8, 9].

In this paper, following a double integral approach, a gate tunneling current model that reveals the relations between gate tunneling current and oxide thickness is proposed, and the impact of gate tunneling current on current source inverter for future technology generations is studied in detail. Considering the tunneling of the NMOSFET in the gate and the gate-overlap regions, the degradation is simulated in characteristics of MOS devices and static current source inverter circuit due to gate tunneling currents across ITRS technology generations including 0.5–1.3 nm oxide thickness corresponding to 25–90 nm technology nodes, respectively. The degradation of inverter in performance is measured in terms of output voltage swing and power consumption. The effect of technology scaling on gate tunneling current is determined. All device parameters are changed appropriately when the oxide thickness is scaled and hence the effect of the variation of other parameters such as device doping concentration and oxide thickness are considered in the simulations. The results of simulation will be instrumental and provide the basis for designing circuit.

II. DIBL EFFECT

Drain Induced Barrier Lowering Effect is an important physical effect in VLSI device, and it is a limit in device applications. So, it is important for computing leakage current that build a tunneling current model considering DIBL effect.

Under the DIBL effect, threshold voltage($V_{TH,D}$) can be expressed as equation (1) [10], and in equation (2), $\Delta V_{TH}$ is the change of threshold voltage considering DIBL effect.

\[
V_{TH,D} = V_{TH} + \Delta V_{TH}
\]

\[
\Delta V_{TH} = -0.5 \cdot \frac{1}{L_{eff}} \left( m_1 + m_2 \cdot V_{th} \right) V_{BS}
\]

In equation (2), $L_{eff}$ is active length, $L_0$ and $X_{dep0}$ can be obtained by equation (3) and (4), $K$ is a gate dielectric constant (3.9), $m_1$ and $m_2$ are the process parameters obtained by parameters extraction, $X_{dep}$ is the depletion layer edges while $V_{BS}=0$, $n_d$ is doping concentration.
(1.7e17cm⁻³), ni is carrier concentration, εSi is dielectric constant of Si and φs is surface potential.

\[ I_{t0} = \sqrt{\frac{\varepsilon_a T_o X_{dep0}}{K}} \]  
\[ X_{dep0} = \frac{2\varepsilon_e \varepsilon_a \phi_s}{q_n d} \]  

The surface potential \( \phi_s \) is shown in equation (5), \( k \) is Boltzmann constant, \( q \) is electronic charge \((1.6*10^{-19})\), \( T \) is absolute temperature, and PHIN is shown in equation (6).

\[ \phi_s = 0.4 + \frac{kT}{q} \ln \left( \frac{n_i}{n_j} \right) + PHIN \]  
\[ PHIN = -qD/\varepsilon_{Si} \]  

While substrate bias \( V_{BS}=0 \), as \( \phi_s=\phi_b+V_{BS} \), the potential \( \phi_b \) is

\[ \phi_b = 0.4 + \frac{kT}{q} \ln \left( \frac{n_i}{n_j} \right) \]  

III. GATE DIRECT TUNNELING CURRENT MODEL

As illustrated in Fig. 1, the gate tunneling current is composed of several components. \( I_{geo} \) and \( I_{gdo} \) are parasitic leakage currents through gate-to-S/D extension overlap region; and \( I_{geo} \) is the gate-to-inverted channel tunneling current. Part of \( I_{geo} \) is collected by the source \( I_{geo} \) while the rest goes to the drain \( I_{gdo} \) [11,12]. Considering overall leakage currents, the relation between direct tunneling current and dielectric thickness is studied in detail. So the tunneling current density according to the BSIM4 transistor model [10] is

![Figure 1 Components of tunneling](image)

\[ J_{DT}=J_G=AE_{ox}^2 e^{3} \exp\left[BE_{ox}^2(1-(1-V_{ass}^3)\phi_{ass})\right] \]  

By approximating the tunneling current at point x

\[ J_G(x) \approx AE_{ox}^2 e^{-BE_{ox}^2} \approx AE_{ox}^2 e^{-BE_{ox}^2(V_{ox}=0)} = J_{geo} e^{-BE_{ox}^2} \]  

Where \( T_o \) is oxide thickness, \( J_{geo} \) the gate tunneling current density \((V_{DS}=0)\), \( V_{ox} \approx V_{GS} \) the gate-source voltage at point \( x=0, B^* = pB \). If the gate leakage current is much smaller than drain current, then

\[ V(x)=V_{ds} \frac{V_{GS}-V_{th}}{2} - 2V_{ds} \frac{V_{gs}^2}{2} - \frac{V_{ds}^2}{2} \]  

The total gate tunneling current is expressed as

\[ I_G = W_j \int_0^L J_G(x) dx = (ML) \int_0^L \frac{J_G(x) dx}{K} \]  

Where \( J_G(x) = J_{geo} e^{-BE_{ox}^2} \) is the gate tunneling current density at point x.

From the equations (2), (3), (4) and (6) and

\[ I_G = W_j \int_0^L J_G(x) dx = (ML) \frac{J_{geo} e^{-BE_{ox}^2}}{p p} \]  

Model (12) can be simplified as

\[ I_G = \frac{J_{geo} e^{-BE_{ox}^2}}{B (V_{GS}-V_{th})} + J_{geo} W L / B \]  

In this case \( V_{BS}=0 \), the change of threshold voltage \( \Delta V_{TH} \) is

\[ \Delta V_{TH} = \frac{-0.5 q V_{BS}}{\cosh(m L_{eff})-1} - \frac{1}{2} m_{L_{eff}} \frac{1}{\cosh(m L_{eff})-1} \]  

\[ m_j \] is process parameter from parameter extraction, and \( \cosh(x) = (e^x + e^{-x})/2 \), then

\[ \Delta V_{TH} = \frac{V_{ox} m_j}{m_{L_{eff}}} \frac{1}{\cosh(m L_{eff})-1} - \frac{1}{2} m_{L_{eff}} \frac{1}{\cosh(m L_{eff})-1} \]  

\[ m_j \approx \frac{m_{L_{eff}}}{m_{L_{eff}}} \approx 1 - K e^{e_{s}} \]  

Since, Equation (16), (17) and (18), the direct tunneling current mode of scaled device under DIBL effect is given by equation (19).

\[ K_1 = e^{e_{s}} + e^e_{s} \]  

\[ C = \frac{1}{B} \frac{V_{BS}}{V_{ox}} - \frac{V_{ox} m_j}{2} \frac{1}{1 - K e^{e_{s}}} \]  

\[ \frac{1}{B} = \frac{V_{BS}}{V_{ox}} \frac{1}{2} \frac{V_{GS}^2}{2} \frac{V_{GS}^2}{2} \frac{V_{GS}^2}{2} \]  

\[ I_{geo} \approx \frac{1}{B} \frac{V_{BS}}{V_{ox}} \frac{1}{2} \frac{V_{GS}^2}{2} \frac{1 - K e^{e_{s}}} {1 - K e^{e_{s}}} \]  

\[ \frac{1}{B} = \frac{1}{B} \frac{V_{BS}}{V_{ox}} \frac{1}{2} \frac{V_{GS}^2}{2} \frac{1 - K e^{e_{s}}} {1 - K e^{e_{s}}} \]  

720
**IV. OFF-STATE CHARACTERISTICS SIMULATION**

Based on the BSIM4 model, the trends in the gate currents of NMOSFET across technology generations were simulated for different bias conditions. These simulations were carried out in HSPICE. Table 1 shows Structure Parameters of device, and the results plotted in Figs. 2, 3, 4 for NMOSFET. In Figure 2, the NMOSFET is biased with $V_{GS}=0$, $V_{DS}=V_{DD}$ in the cut-off range. It is found that the thinner the thickness of oxide layer, the faster the increase of gate tunneling current. With the reduction of the thickness of gate oxide layer, the gate tunneling current increases by three orders of magnitude from $10^{-9}(A)$ to $10^{-6}(A)$. In Figure 3, the NMOSFET is biased with $V_{GS}=0$~$V_{DD}$, $V_{DS}=0$ in the cut-off range considering DIBL effect. It is found that the gate tunneling current is bigger.

Fig. 2–3 highlights that the gate tunneling current increase with the reduction of the thickness of gate oxide layer. To further illustrate the functional form of gate tunneling current increases, it will be explained through Fig. 4. In Figure 4, the simulation results and theoretical results are given. The results show that the simulation results are consistent with theoretical results.

**TABLE 1  DEVICE STRUCTURE PARAMETERS FOR SIMULATION**

<table>
<thead>
<tr>
<th>Parameters</th>
<th>Values</th>
</tr>
</thead>
<tbody>
<tr>
<td>Gate length(nm)</td>
<td>90</td>
</tr>
<tr>
<td>Channel length(nm)</td>
<td>65</td>
</tr>
<tr>
<td>Overlapping length(nm)</td>
<td>12.5</td>
</tr>
<tr>
<td>Oxide layer thickness(nm)</td>
<td>1.3</td>
</tr>
<tr>
<td>Supply voltage(V)</td>
<td>1.2</td>
</tr>
<tr>
<td>Threshold voltage(V)</td>
<td>0.35</td>
</tr>
<tr>
<td>Junction depth(nm)</td>
<td>71.5</td>
</tr>
<tr>
<td>Substrate doping</td>
<td>0.4</td>
</tr>
<tr>
<td>concentration(10^{15}cm^{-3})</td>
<td>1.15</td>
</tr>
<tr>
<td>Channel doping concentration(10^{19}cm^{-3})</td>
<td>0.92</td>
</tr>
<tr>
<td>Gate doping concentration</td>
<td>0.92</td>
</tr>
</tbody>
</table>

**V. SUMMARY**

In this paper, the theoretical model of the relationship on DIBL effect between gate tunneling current and the thickness of gate oxide layer is deduced according to the physical mechanism of tunneling. These simulations were carried out in HSPICE based on BSIM4 parameters. The gate tunneling currents are studied quantitatively by different cut-off range with insulating layer SiO2. In addition, the comparison without DIBL effect is made. For NMOSFET devices, the simulation results agree with the theory model proposed. The gate tunneling current exponentially increase with gate oxide thickness decreases.

**ACKNOWLEDGMENT**

Paper thanks work of corresponding author Zhao Zhichao.

Sponsored by the Natural Science Foundation of Heilongjiang(F201330), Scientific Research Foundation of HuaQiao University (13BS104).

**REFERENCES**


