Design of CMOS UWB Noise Amplifier with Noise Canceling Technology

Ya Gao¹, Ningzhang Wang¹, Yan Zhao²

¹Academy of Computer and Electronics & Information, Guangxi University, Nanning 53004, China
²Beijing Research Institute of Telemetry, Beijing, 100076, China
saraggccxx@126.com, zhaoyan0618@126.com

Abstract - A TSMC 0.18 µm RF CMOS low-noise amplifier (LNA) for 3 GHz–5GHz ultra-wideband (UWB) applications is presented. The designed LNA employs single-ended to differential conversion and is successfully implemented using the noise-canceling technique. This paper introduces common-gate stage performance and noise figure (NF) optimization. Simulation results show that the proposed circuit network achieves a voltage gain of 17.34dB-19.6dB and noise figure of 2.02dB-2.67dB over the band of interest, consuming 12.5mW from a 1.8V power supply voltage.

Index Terms - CMOS, UWB, low-noise amplifiers

1. Introduction

As a new technology of high speed wireless short distance communication, ultra-wideband technology has been widely investigated because of the advantages of low power consumption, high rate, and anti-interference-ability.

This paper proposes a CMOS Ultra-wideband low noise amplifier with noise cancelling technology over 3GHz-5GHz.

Some excellent wideband input impedance matching solutions are proposed in [1]: 1) The distributed amplifier. It achieves good wideband matching, but occupied area make it difficult to meet the requirements of the UWB LNA; 2) The resistive shunt feedback amplifier. It provides wideband input matching by local feedback, but it consumes large power dissipation; 3) The bandpass filter. Wideband input matching, low noise, flat gain and low power consumption are provided easily. However, requirements of a lot of high-Q inductors at the input is difficult to be realized in a small area; 4) The common gate (CS) stage [5]. It gains good impedance matching due to the inherently transconductance of CMOS, while causing high NF problems.

In this paper, the performance of noise is optimized using TSMC 0.18µm technology based on a single-end to differential balun circuit structure. The simulated noise figure of the proposed circuit is less than 2.7dB and gain is greater than 17dB over 3GHz-5GHz band.

2. Input Impedance-Matching Design

Input matching circuit of the UWB LNA is composed of common gate transistor (CG) M1, L1, C1, as shown in figure1, where $C_{gs}$ is the gate source capacitance, $C_d$ is the drain capacitance. The main noise contribution of CMOS amplifier is channel noise, given as

$$F = 1 + \frac{\gamma}{\alpha} + \frac{4R_s}{R_L}. \quad (1)$$

where $R_s$ is the load resistance of the CG transistor, $R_L$ is the source impedance. Assuming $\gamma/\alpha = 1.33$, the noise figure NF is about 4 dB. In order to optimize system noise figure, we design a novel structure of the UWB LNA using the noise cancelling technology in this paper.

The input impedance of the UWB LNA is given as [5]:

$$Z_{in} \approx \frac{1}{g_m}. \quad (2)$$

Matching input impedance to 50Ω, the transconductance of the CG transistor can be obtained as $g_m = 20mS$.

3. Noise-cancelling Technology

The principle of noise canceling technology is described below. As shown in figure 2, the signal current $i_{in}$ flowing through the load resistance has to be equal to the signal current flowing at the input $i_{R1}$, that is, $i_{in} = i_{R1}$. The current can be expressed as the ratio of the input voltage and input impedance[2]:

$$i_{in} = \frac{V_{in}}{Z_{in}}.$$

Fig. 2. Theory of a CG-Stage
\[ i_{in} = \frac{V_{in}}{R_{inCG}} = \frac{V_{in}}{R_s}. \]  
\[ (3) \]

where, input impedance of the CG stage matches source impedance \( R_{inCG} = R_s = 50\Omega \).

\[ i_{R1} = \frac{V_{outCG}}{R_i} = \frac{A_{CG}V_{in}}{R_i}. \]  
\[ (4) \]

\( V_{outCG} \) is the output voltage of the M1, whose gain \( A_{CG} \) is written as \( A_{CG} = \frac{V_{outCG}}{V_{in}} \), and incorporating (3), (4), we have

\[ A_{CG} = \frac{R_i}{R_s}. \]  
\[ (5) \]

### 3.1 Balun-LNA Topology

Three different designs of the Balun circuit are analyzed, as follows:

1) The designed transconductance of the CS and the CG transistors is equal, \( g_{mCS} = g_{mCG} \).

2) The designed transconductance of the CS stage is to be about times higher than the CG transconductance, \( g_{mCS} = ng_{mCG} \).

3) The designed transconductance of the CS stage is to be about times higher than transconductance of the CG stage, \( g_{mCS} = ng_{mCG} \).

In order to achieve a smaller noise figure, the width of the CS is set as 4 times as large as the CG for better choices. The transconductance of the common gate is \( g_m \). According to the selection of the width, the transconductance of the CS is \( 4g_m \). The amplification factor of common-gate can be expressed as:

\[ A_{CG} = g_mR_1. \]

To create circuit balance, it can be expressed as:

\[ A_{CG} = -A_{CS} = 4g_mR_1 / 4. \]  
\[ (6) \]

According to (6), \( R_1 \) is setting 1200Ω and \( R_2 \) is 300Ω. The output voltage \( V_{out \text{ diff}} \) of the differential circuit is expressed as follows:

\[ V_{out \text{ diff}} = A_{CG} - A_{CS} = 2A_{CG}. \]  
\[ (7) \]

According to equation (7), the signal is strengthened through the differential circuit output.

As shown in figure 3 and TABLE I, the signal is amplified in phase through the M1, the signal at node X has the same phase with Y node. When the signal is amplified in anti-phase through the M3, the signal at node X has the opposite phase with Z node. Since the Y node and Z node has the same amplification factor in opposite phase, therefore the signal are enhanced through the differential output side.

As shown in figure 3 to TABLE I, the phase of current noise at node X is opposite to node Y, and X node is opposite to Z node, the current noise signal at node Y and at node Z are in same phase. The common mode noise of two signals with the same amplitude can be eliminated through the differential circuit.

![Fig.3. Circuit of Single-ended to Differential Conversion](image)

<table>
<thead>
<tr>
<th>TABLE I UWB LNA Phase Analysis</th>
</tr>
</thead>
<tbody>
<tr>
<td>Signal</td>
</tr>
<tr>
<td>X node</td>
</tr>
<tr>
<td>Y node</td>
</tr>
<tr>
<td>Z node</td>
</tr>
</tbody>
</table>

### 4. Simulated Result Analysis

As shown in figure 4, whole circuit of the UWB LNA using a noise cancellation technology. Figure 5 to 8 show Simulated S parameters and NF.

From Fig.5-Fig.6, input reflection coefficient S11 is below -10 dB, and output reflection coefficient S22 is less than -11 dB. It can be seen that good performance of input matching and output matching. The reverse isolation S12 is less than -60 dB over the entire frequency, which indicates that reverse isolation of the circuit is better.

From the Fig.7, the circuit gain S21 larger than 17 dB in the frequency range of 3GHz -5GHz is obtained. The quality factor Q is greater than 8 all over the whole frequency range. L1 and C1 are resonated at low frequency point, effectively improving the input matching characteristics and low-frequency gain.

From the Fig.8, The noise figure is below 2.7 dB and the minimum NF of 1.88 dB occurs at 3GHz and 2.3 dB occurs at
It is shown that the frequency is higher, noise figure is worse, because characteristic of the CS transistor causes deterioration of noise.

The UWB LNA consumes 12.5mW with a 1.8V supply voltage. Table I summarizes the performance of the proposed UWB LNA and makes a comparison of the circuit with the simulation result of the recently published LNAs. The designed circuit using the noise canceling technology has a better simulation results in the gain, noise figure, insertion loss and power compared with some previous published works.

![Fig.4. Whole Circuit of the UWB LNA Using a Noise Cancellation Technology](image)

![Fig.5. Simulated S-parameters, S11](image)

![Fig.6. Simulated S-parameters, S22](image)

![Fig.7. Simulated S-parameters, S21](image)

![Fig.8. Simulated NF and NFmin of the Complete LNA](image)

5. Conclusions

In this paper, we design an ultra-wideband low-noise amplifier with differential output circuit based on the noise cancellation technology. Based on 0.18 μm CMOS technology, the simulation is performed over 3GHz-5GHz bandwidth. The result shows that the voltage gain reaches 17.3dB - 19.5dB, noise figure is less than 2.7dB, and the circuit consumes 12.5mW under a 1.8V supply voltage. Compared with the related work, the design of low-noise amplifier achieves a better result.

<table>
<thead>
<tr>
<th>Table II</th>
<th>Comparison of the Proposed UWB LNA with Other Reported Wideband LNA</th>
</tr>
</thead>
</table>
References


