Design of Low Power Low Phase Noise 5-GHz Frequency Synthesizer for WSN Applications

Yushen Feng, Zhiqun Li *
Institute of RF- & OE-ICs, Southeast University, Nanjing, 210096;
School of Integrated Circuits, Southeast University, Nanjing, 210096;
Key Laboratory of Jiangsu Province Sensor Network Technology, Wuxi, 214135  *Corresponding author: zhiqunli@seu.edu.cn

Abstract: A fully integrated 5-GHz PLL frequency synthesizer for WSN applications has been designed and implemented on TSMC 0.18 µm RF CMOS process. In order to realize low power consumption, VCO adopted 6-bit switch resistors array which could provide varied biasing current by auto current calibration (ACC) circuit. Phase switching technique is also used in the frequency divider to reduce power consumption. In order to realize low phase noise, VCO is designed to have small gain and uses 4-bit switch capacitor array to provide wide tuning range. In order to reduce the locking time of PLL system, fast AFC is proposed. PFD is realized by the typical structure with TSPC dynamic D flip-flop. CP structure applying the replica technology is proposed. With a 1.8V supply voltage, the post-simulated minimum power consumption of the synthesizer is 6.4mW. Finally, the chip size of the frequency synthesizer is 1.11 × 1.54mm² with testing buffer and pads.

Key words: WSN; frequency synthesizer; ACC; low power; low phase noise; phase switching; fast AFC.

1. Introduction

Wireless sensor Network (WSN) is a wireless network composed of sensor nodes. With typical features of low cost, low power consumption and small size, WSN is now widely used in environmental science, traffic control, disaster prediction, and

*Project supported by the National High Technology Research and Development Program (No. 2007AA01Z2A7) and the Special Fund of Jiangsu Province for the Transformation of Scientific and Technological Achievements (No. BA2010073).
municipal information infrastructure, etc. IEEE 802.15.4/ZigBee standard specify
the transmitting protocols and working frequencies for the WSN systems,
including 16 channels within the 2.4GHz unlicensed ISM band. Most WSN
applications which are battery-powered should be able to run for a long time. This
leads to a critical requirement of the WSN transceiver design -- low power
consumption, especially for frequency synthesizers, because they contribute a
significant part to the total power consumption. Phase noise is also an important
index which significantly contributes to the performance of WSN transceiver.

The paper is organized as below: the frequency synthesizer architecture is
described in section 2. Circuit design including the VCO, frequency divider, fast
AFC, PFD and CP is described in section 3. Layout of the synthesizer and Post
simulated results are presented in section 4 and section 5 offers some conclusions.

2. Frequency Synthesizer Architecture

Fig.1. shows the block diagram of the proposed frequency synthesizer. It is a
3-order integer-N CP-PLL type frequency synthesizer with ACC [1] (automatic
current control) and AFC (automatic frequency calibration). At the beginning of
the initialization stage, the VCO tuning node Vtune is connected to VDD/2 and
the signal channel or the divide ratio of programmable divider is set ready. Then
ACC works first to choose appropriate VCO bias current and the output amplitude
to drive SCL divider-by-2. After that, AFC begins to choose an appropriate VCO
tuning curve which would cover the required frequency. Finally AFC outputs the
control code of capacitor array and the PLL loop then starts to work.

Fig.1. Block diagram of the proposed frequency synthesizer
3. Circuit Design

3.1 VCO with ACC

The schematic of the LC-VCO is shown in Fig. 2. The VCO adopts a complementary differential negative resistance structure. The cross-coupled pairs consist of NMOS transistors M1 and M2, and the PMOS transistors M3 and M4. They generate the negative resistance to cancel the loss of the LC tank. The inductor L is a differential symmetry circular inductor, with a higher quality factor of 10.2 at 5 GHz. A 4-bit switched capacitor array is adopted here to explore the tuning range. Reduce the size of variable capacitors to keep a low tuning gain Kvco which is around 100MHz/V.

![Schematic of LC-VCO](image)

The circuit of resistor biasing is simpler in structure and more flexible in power consumption control compared with the bandgap reference current biasing. The bias current for VCO should be large enough to drive SCL divide-by-2. ACC circuit could select the proper working current to make SCL divider function well. As shown in Fig.1, a reference voltage \( V_{\text{ref}} \) is set to be compared with signal \( V_{\text{top}} \) which reflects the amplitude of the VCO output. In every clock period, the bias current of the VCO will be enlarged till \( V_{\text{top}} \geq V_{\text{ref}} \). Thus, a proper VCO output swing could be set according to the sensitivity of the following divide-by-two stage and power consumption of the VCO could be minimized.

3.2 Frequency Divider

As shown in Fig. 1, the frequency divider basically consists of a 32/33 dual-modulus prescaler and a programmable pulse-swallow counter. The total
divide ratio could be set from 2400 to 2480, covering all required frequencies and the operating current of the whole programmable divider is 2.6mA.

Fig. 3 shows the block diagram of the 32/33 dual-modulus prescaler. Unlike traditional prescalers using synchronous counters at the first stage, the phase switching technique is used in this design to reduce power consumption as only the first divide-by-2 stage works at the highest frequency and each following stage works at a lower frequency. As shown in Fig. 3, a four bits circle counter is used to realize the phase switching function. After the reset signal, the initial state of the four flip-flops A, B, C, D is “1000” and one of the phase signals is selected. At the end of each prescaler counting cycle, the circle counter changes its state to select a 90° phase delayed signal, which is exactly one period of the input signal. Thus increased one counting is realized.

The first divide-by-2 circuit is realized by source-coupled logic (SCL) master-slave DFF with negative feedback to generate four quadrature outputs. By designing proper divider’s oscillation frequency and the amplitude of the input of the clock, SCL could function well. This circuit integrates three functions: 1) buffer of VCO; 2) to generate quadrature outputs for mixers; 3) part of the prescaler. Traditional design may use another separate divide-by-2 which is out of PLL to generate quadrature outputs; in this design, the divide-by-2 is integrated inside of PLL to reduce power consumption. Also its good input sensitivity makes it possible for VCO to save a significant amount of bias current.

**3.3 Fast AFC**

The schematic of fast AFC is shown is Fig. 4. AFC circuit is designed by counter-based methods. By using the high-frequency signal which is the output of dual modules prescaler as the clock input of the counter and the low-frequency
signal which is the reference signal of PLL frequency synthesizer as the enable signal, comparing the count value of the two counters and controlling the switch with binary search algorithm, the fast AFC is realized.

![Diagram of fast AFC](image)

**Fig. 4. Schematic of fast AFC**

The working process of AFC: 1) Set the channel and reset the circuit; 2) Count the value at the rising edge of clock input when the enable signal has a high level. Stop counting value when the enable signal has a low level. 3) Compare the count value of the counters and output the control switch code by an optimized algorithm. Then reset the counters and repeat the second process. 4) Output equal signal and AFC is locked.

### 3.4 PFD and CP

Two important modules in PLL synthesizer, PFD and CP are discussed in this part. A typical PFD structure with TSPC (true single phase clocking) dynamic D flip-flop has been presented in this paper, which has low power cost, high speed and simple structure. Meanwhile, the optimization of PFD reset delay overcomes the dead-zone and expands the detecting region. The schematic of PFD is shown in Fig. 5.

![Diagram of PFD](image)

**Fig. 5. Schematic of PFD**

Besides, a novel CP structure applying the replica technology is proposed. In
this design, the rail-to-rail operational amplifier guarantees the high current matching precision and enlarges the output voltage region as well. Moreover, controlling the current partly is employed to enhance the CP operational speed and current matching precision. The schematic of CP is shown is Fig. 6.

![Schematic of CP](image)

Fig. 6. Schematic of CP

4. Layout and Post Simulation Results

Layout of the proposed frequency synthesizer, designed with TSMC 0.18 μm RF CMOS technology in Cadence Virtuoso environment is shown in Fig.7. The area of the frequency synthesizer including I/O pads and ESD protection circuits is 1.11mm × 1.54mm.

![Layout of frequency synthesizer](image)

Fig. 7. Layout of frequency synthesizer

With 1.8V voltage supply, post simulation of each part in the PLL system is done under the temperature of 27 degrees with Specter RF tool in Cadence. Fig.8.
shows post simulation of VCO tuning range which is from 4.5GHz to 5.5GHz. The phase noise of VCO is $-117\text{dBc/Hz}$ at frequency of 5GHz and the operating current of the VCO is from 0.34mA to 3.3mA. Fig.9. shows post simulation of the prescaler output and the whole programmable divider output. Fig.10. shows post simulation of current mismatch of the proposed CP. The percentage error of current mismatch for the output range from 0.3V to 1.7 V is less than ±0.005%. Post simulated results of AFC shows the time of frequency calibration is about 16us. The transient simulation of the output of the frequency synthesizer is shown in Fig.11. The minimum current consumption of the whole system is only 3.6mA.

Table 1 summary the measurement results along with recent 5GHz synthesizers for comparison.

<table>
<thead>
<tr>
<th></th>
<th></th>
<th></th>
<th></th>
<th></th>
</tr>
</thead>
<tbody>
<tr>
<td>Process (m)</td>
<td>0.18</td>
<td>0.18</td>
<td>0.18</td>
<td>0.18</td>
</tr>
<tr>
<td>VDD (V)</td>
<td>1.0</td>
<td>1.8</td>
<td>1.8</td>
<td>1.8</td>
</tr>
<tr>
<td>Ref. Freq. (MHz)</td>
<td>20</td>
<td>5</td>
<td>2</td>
<td>2</td>
</tr>
<tr>
<td>Phase noise (dBc/Hz)</td>
<td>-96.3</td>
<td>-117</td>
<td>-118</td>
<td>-114</td>
</tr>
<tr>
<td>Power (mW)</td>
<td>29.9</td>
<td>35.5</td>
<td>19.8</td>
<td>6.4</td>
</tr>
</tbody>
</table>
5. Conclusion

A low power 5-GHz PLL frequency synthesizer for WSN applications has been implemented in 0.18 \( \mu \)m CMOS technology. Automatic current calibration and phase switching techniques are used to reduce power consumption. The oscillation frequency of VCO is twice of the channel frequency, and IQ signals are generated by a divide-by-two frequency divider which is also part of the frequency divider. Simulation results show that the designed frequency synthesizer consumes a power of 6.4mW under 1.8V voltage supply.

References