A Wideband Variable Gain Amplifier Design for 60GHz Millimeter-wave Receiver

Yue Wu, Zhiqun Li, Qin Li, Zhigong Wang
Institute of RF- & OE-ICs, Southeast University, Nanjing, 210096

Abstract: This paper presents a wideband variable gain amplifier (VGA) applied to 60GHz millimeter-wave receiver with an operating frequency from DC to 1.08GHz and variable gain range from 0dB to 60dB. The entire VGA consists of an 8dB fixed gain stage, a 0~48dB coarse gain control stage, a 0~12dB fine gain control stage and an output buffer stage. Both the coarse gain control stage and the fine gain control stage adopt open loop amplifier with local feedback. The feedback capacitors are added to compensate the bandwidth of the circuit. The VGA circuit is designed in TSMC 65nm CMOS process. The post simulation results show that: the operating current of the entire VGA with testing buffer is 20mA. The 3dB bandwidth is larger than 1.4GHz. The OP1dB at 0dB gain is 0 dBm. The whole chip area is 1.5×0.6mm².

Key words: Variable gain amplifier • Wideband • Feedback.

1. Introduction

With the development of multimedia applications, wireless communications require increasing transmission rate and signal bandwidth, demanding the study of 60GHz wireless communications. Since 2000, many countries opened near 60GHz continuous spectrum resources for high-speed wireless communications research and applications. Continuous 5~7GHz of unlicensed spectrum resources greatly stimulated the research and open process of 60GHz wireless communications[1-2].

RF signals received from the antenna have large amplitude variation. In order to make these different signal amplitudes get the correct demodulation, RF
receiver chips usually use a variable gain amplifier (VGA) to achieve gain controlling, the control signals of VGA are from the baseband digital signal processor. The VGA is required to adjust the amplitude of the received signal depending on the signal level so as to keep almost constant signal level at the ADC input [3].

This paper presents a wideband VGA with an operating frequency from DC to 1.08GHz, variable gain range from 0dB to 60dB, 2dB gain step, 50 ohms output resistance. The total current consumption is 20 mA.

2. VGA Structure

Fig.1 shows the block diagram of the whole VGA. The VGA includes an 8dB fixed gain stage, a 0~48dB coarse gain control stage, a 0~12 dB fine gain control stage, and an output buffer stage. The 0~48dB coarse gain control stage consists of 4 amplifiers, each providing 0dB/12dB gain. The fine gain control stage achieves a gain range of 0~12dB with 2dB gain step. The output buffer provides a 50Ω output resistance to drive the input impedance of high speed ADC. Each stage of the VGA system is AC coupled.

3. Circuit Design

3.1 8dB Fixed Gain Stage

The schematic of the 8dB fixed gain stage is shown in Fig.2.
The main purpose of the 8dB fixed gain stage is to compensate the gain loss of the output buffer. The topology of the 8dB fixed gain stage is a cascade amplifier with source degeneration. The feedback resistor $R_S$ can improve the linearity and the feedback capacitor can increase the bandwidth. But pay attention that a too large $C_S$ could make the circuit unstable.

3.2 Amplifier Design for Coarse Gain Control Stage

Four same amplifiers are cascaded to form the coarse gain control stage. The topology of the amplifiers is shown as Fig. 3. The amplifiers use open loop structure with local feedback\cite{4}. Compared to the closed loop structure with operational amplifier, Open-loop amplifiers are suitable for low power and broadband applications \cite{5}. The input stage of the circuit is a transconductance amplifier which converts the input voltage into small signal current. The small signal current is copied by the current mirror and converted to voltage by the output stage. For this circuit different gain can be achieved by changing $R_S$ ($R_S$ in parallel with $R_L$) or $R_L$. 

\begin{figure}[h]
\centering
\includegraphics[width=0.5\textwidth]{fig2.png}
\caption{Schematic of the 8dB fixed gain stage}
\end{figure}
Compared to the closed loop structure using operational amplifier, the open loop amplifier has a lower loop gain at low frequency so that the linearity is worse and the gain is less accurate. But the open loop amplifier has following advantages: 1) the output of the previous stage circuit is connected directly to the gate of the input transistor of next stage, so that the previous stage has a small load capacitance. 2) The open loop amplifier has a relatively simple topology which can achieve a larger bandwidth with smaller power consumption. 3) The circuit has less active components and is likely to achieve better noise performance.

The following is the analysis of the circuit[6]. The input stage (M1, M2) can be seen as a source follower. The voltage gain of the input stage can be expressed as:

$$A_{v1} = \frac{V_{out1} - V_{out1}}{V_{in1} - V_{in1}} = \frac{Tg_m R_s}{1 + Tg_m R_s} \quad (1)$$

Where $g_m$ is the transconductance of the input transistor, $T$ is the additional loop gain of the local feedback. If $g_m$ and $T$ are big enough, the voltage gain of the source follower is close to 1.

The small signal current generates an output voltage over $R_1$, so the gain of the whole circuit is:

$$A_{v2} = \frac{V_{out1} - V_{out1}}{V_{in1} - V_{in1}} = \frac{R_1 Tg_m R_s}{R_1 + Tg_m R_s} \approx \frac{R_1}{R_s} \quad (2)$$

The circuit gain is closer to the ratio of resistors due to the local feedback, which increases the gain accuracy and linearity.
When the switch signal $SW$ is set to low level, the feedback resistor is large and the circuit gain is 0dB. When the switch signal is set to high level, the feedback resistor is small and the circuit gain is 12dB. At the same time the feedback capacitor $C_S$ is also connected in the circuit to improve the bandwidth.

### 3.3 Amplifier Design for Fine Gain Control Stage

The schematic of the amplifier in coarse gain control stage is shown in Fig.4. This circuit is similar to the topology in Fig.3, with more feedback resistors and switches. And more capacitors are added to keep the gain flat at each gain step. This stage achieves a gain range from 0dB to 12dB with 2dB step size.

![Fig.4 Schematic of the amplifier in coarse gain control stage](image)

### 3.3 Output Buffer

Two source followers are used to achieve 50 ohms output resistance.

### 4. LAYOUT AND SIMULATION RESULTS

The layout of the proposed VGA designed with TSMC 65nmCMOS technology in Cadence Virtuoso environment is shown in Fig.5. The area of the total VGA including pads is $1.5 \times 0.6 \text{mm}^2$. 
Using Cadence Spectre simulation tools, the post simulation is run under TT corner, temperature 27°C. The post simulation result shows that the working current of VGA is 20mA. The amplitude frequency characteristic curves at 7 different gain steps are shown as Fig.6. The bandwidth of VGA is up to 1.4GHz.

Fig.6 Post simulation results of amplitude frequency characteristic curve of VGA

Fig.7 shows the overall VGA gain at different digital control words for 250MHz signal.

Fig.7 Post simulation results of gain at different control word of VGA
Post simulation of noise figure at 60dB gain is shown as Fig.8. The NF is large at frequencies below 10MHz due to flicker noise. The NF is below 16.6dB at frequencies from 10MHz to 1.08GHz.

![Fig.8 Post simulation of noise figure at 60dB gain](image)

The post-simulation result of output 1dB compression point at 0dB gain is shown as Fig.9. The output 1dB compression point at 0dB gain is 0dBm.

![Fig.9 Post simulation result of output 1dB compression point at 0dB gain](image)

Table 1 is the summary of the post simulation results of the proposed VGA.

**Table 1: Summary of the VGA post-simulation results**

<table>
<thead>
<tr>
<th>Technology</th>
<th>65nm CMOS</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supply Voltage</td>
<td>1.2V</td>
</tr>
<tr>
<td>Gain Range</td>
<td>0-60dB</td>
</tr>
<tr>
<td>Gain step</td>
<td>1.4-2.86dB</td>
</tr>
<tr>
<td>OP_{1dB}</td>
<td>0dBm@0dB gain</td>
</tr>
<tr>
<td>NF</td>
<td>16.6dB@60dB gain</td>
</tr>
<tr>
<td>Current dissipation</td>
<td>20mA</td>
</tr>
</tbody>
</table>
5. Summary

A wideband variable gain amplifier for 60GHz millimeter-wave receiver has been implemented in 65nm CMOS technology. The whole VGA circuit consumes 20mA current under 1.2V supply voltage. Simulation results show that the bandwidth can be up to 1.4GHz and the variable gain range is from 0dB to 60dB with 2dB step. The noise figure is below 18.8dB from 10MHz to 1.08GHz at 60dB gain. The output 1dB compression point is 0dBm at 0dB gain.

References


